

# **RV-3028-C7 Application Manual**

# Application Manual

RV-3028-C7

Extreme Low Power Real-Time Clock Module with I<sup>2</sup>C-Bus Interface

# **TABLE OF CONTENTS**

1.	OV	ERVIEW	. 6
	1.1.	GENERAL DESCRIPTION	. 6
	1.2.	APPLICATIONS	. 7
	1.3.	ORDERING INFORMATION	. 7
2.	BL	OCK DIAGRAM	. 8
	2.1.	PINOUT	. 9
	2.2.	PIN DESCRIPTION	. 9
	2.3.	FUNCTIONAL DESCRIPTION	10
	2.4.	DEVICE PROTECTION DIAGRAM	10
3.	RE	GISTER ORGANIZATION	11
	3.1.	REGISTER CONVENTIONS	11
	3.2.	REGISTER OVERVIEW	12
	3.3.	CLOCK REGISTERS	14
	3.4.	CALENDAR REGISTERS	15
	3.5.	ALARM REGISTERS	17
	3.6.	PERIODIC COUNTDOWN TIMER CONTROL REGISTERS	19
	3.7.	CONFIGURATION REGISTERS	21
	3.8.	EVENT CONTROL REGISTER	25
	3.9.	TIME STAMP REGISTERS	26
	3.10	UNIX TIME REGISTERS	29
	3.11.	RAM REGISTERS	30
	3.12.	PASSWORD REGISTERS	31
	3.13.	EEPROM MEMORY CONTROL REGISTERS	32
	3.14.	.ID REGISTER	33
	3.15.	CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS	33
	3.	15.1. EEPROM RESERVED	33
	3.	15.2. EEPROM PASSWORD ENABLE REGISTER	33
	3.	15.3. EEPROM PASSWORD REGISTERS	34
	3.	15.4. EEPROM CLKOUT REGISTER	35
	3.	15.5. EEPROM OFFSET REGISTER	36
	3.	15.6. EEPROM BACKUP REGISTER	37
	3.16	. USER EEPROM	38
	3.17	MANUFACTURER EEPROM	38
	3.18.	REGISTER RESET VALUES SUMMARY	39
4.	DE	TAILED FUNCTIONAL DESCRIPTION	42
	4.1.	POWER ON RESET (POR)	42
	4.2.	AUTOMATIC BACKUP SWITCHOVER FUNCTION	43
	4.	2.1. SWITCHOVER DISABLED	43

Extreme Low Power Real-Time Clock Module	RV-3028-0
4.2.2. DIRECT SWITCHING MODE (DSM)	44
4.2.3. STANDBY MODE	45
4.2.4. LEVEL SWITCHING MODE (LSM)	45
4.3. TRICKLE CHARGER	46
4.4. PROGRAMMABLE CLOCK OUTPUT	46
4.4.1. CLKOUT FREQUENCY SELECTION	47
4.4.2. NORMAL CLOCK OUTPUT	47
4.4.3. INTERRUPT CONTROLLED CLOCK OUTPUT	47
4.4.4. SYNCHRONIZED ENABLE/DISABLE	48
4.4.5. CLOCK OUTPUT SCHEME	49
4.5. SETTING AND READING THE TIME	50
4.5.1. SETTING THE TIME	51
4.5.2. READING THE TIME	51
4.6. EEPROM READ/WRITE	52
4.6.1. POR REFRESH (ALL CONFIGURATION EEPROM → RAM)	52
4.6.2. AUTOMATIC REFRESH (ALL CONFIGURATION EEPROM → RAM)	52
4.6.3. REFRESH (ALL CONFIGURATION EEPROM → RAM)	52
4.6.4. UPDATE (ALL CONFIGURATION RAM → EEPROM)	52
4.6.5. READ ONE EEPROM BYTE (EEPROM → RAM-EEdata)	52
4.6.6. WRITE TO ONE EEPROM BYTE (RAM-EEdata → EEPROM)	52
4.6.7. EEBUSY BIT	54
4.6.8. EEPROM READ/WRITE CONDITIONS	55
4.7. USE OF THE CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS	55
4.8. INTERRUPT OUTPUT	56
4.8.1. SERVICING INTERRUPTS	56
4.8.2. INTERRUPT SCHEME	57
4.9. PERIODIC COUNTDOWN TIMER INTERRUPT FUNCTION	59
4.9.1. PERIODIC COUNTDOWN TIMER DIAGRAM	60
4.9.2. USE OF THE PERIODIC COUNTDOWN TIMER INTERRUPT	61
4.9.3. FIRST PERIOD DURATION	63
4.10. PERIODIC TIME UPDATE INTERRUPT FUNCTION	64
4.10.1. PERIODIC TIME UPDATE DIAGRAM	64
4.10.2. USE OF THE PERIODIC TIME UPDATE INTERRUPT	65
4.11. ALARM INTERRUPT FUNCTION	66
4.11.1. ALARM DIAGRAM	66
4.11.2. USE OF THE ALARM INTERRUPT	67
4.12. EXTERNAL EVENT FUNCTION	68
4.12.1. EXTERNAL EVENT DIAGRAM	69
4 12 2 LISE OF THE EXTERNAL EVENT FUNCTION	70

	4.13	. AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION	. 72
	4.	13.1. AUTOMATIC BACKUP SWITCHOVER DIAGRAM	. 73
	4.	13.2. USE OF THE AUTOMATIC BACKUP SWITCHOVER INTERRUPT	. 74
	4.14	. POWER ON RESET INTERRUPT FUNCTION	. 75
	4.	14.1. POWER ON RESET DIAGRAM	. 75
	4.	14.2. USE OF THE POWER ON RESET INTERRUPT	. 76
	4.15	TIME STAMP FUNCTION	. 77
	4.16	FREQUENCY OFFSET CORRECTION	. <b>79</b>
	4.	16.1. EEOFFSET VALUE DETERMINATION	. 79
	4.	16.2. VERIFICATION OF THE CORRECTED TIME ACCURACY	. 79
	4.17	UNIX TIME COUNTER	. 80
	4.18	RESET BIT FUNCTION	. 81
	4.19	USER PROGRAMMABLE PASSWORD	. 82
	4.	19.1. ENABLING/DISABLING WRITE PROTECTION	. 82
	4.	19.2. CHANGING PASSWORD	. 83
	4.	19.3. FLOWCHART	. 84
5.	I <sup>2</sup> C	INTERFACE	. 85
	5.1.	BIT TRANSFER	. 85
	5.2.	START AND STOP CONDITIONS	. 85
	5.3.	DATA VALID	. 86
	5.4.	SYSTEM CONFIGURATION	. 86
	5.5.	ACKNOWLEDGE	. 87
	5.6.	SLAVE ADDRESS	. 88
	5.7.	WRITE OPERATION	. 88
	5.8.	READ OPERATION AT SPECIFIC ADDRESS	. 89
	5.9.	READ OPERATION	. 89
	5.10	. f^C-BUS IN SWITCHOVER CONDITION	. 90
6.	ELI	ECTRICAL SPECIFICATIONS	. 91
	6.1.	ABSOLUTE MAXIMUM RATINGS	. 91
	6.2.	OPERATING PARAMETERS	. 92
	6.3.	OSCILLATOR PARAMETERS	. 94
	6.	3.1. XTAL FREQUENCY VS. TEMPERATURE CHARACTERISTICS	. 94
	6.4.	POWER ON AC ELECTRICAL CHARACTERISTICS	. 95
	6.5.	l <sup>2</sup> C-BUS CHARACTERISTICS	. 96
7.	TYI	PICAL APPLICATION CIRCUIT	. 97
	7.1.	OPERATING RV-3028-C7 WITH BACKUP SUPPLY VOLTAGE	. 97
8.	PA	CKAGE	. 98
	8.1.	DIMENSIONS AND SOLDER PAD LAYOUT	. 98
	8.	1.1. RECOMMENDED THERMAL RELIEF	. 98

# 

# Extreme Low Power Real-Time Clock Module with I<sup>2</sup>C-Bus Interface

#### 1. OVERVIEW

- RTC module with built-in "Tuning Fork" crystal oscillating at 32.768 kHz
- Counters for seconds, minutes, hours, date, month, year and weekday
- 32-bit UNIX Time counter
- Automatic leap year correction: 2000 to 2099
- Aging compensation with non-volatile user programmable EEOffset value
- Periodic Countdown Timer Interrupt function; interrupt output also in VBACKUP Power state
- Periodic Time Update Interrupt function (seconds, minutes); interrupt output also in VBACKUP Power state
- Alarm Interrupts for weekday or date, hour and minute settings; interrupt output also in VBACKUP Power state
- External Event Input with Interrupt and Time Stamp function; interrupt output also in VBACKUP Power state
- Factory calibrated time accuracy: ± 1 ppm @ 25°C
- 32.768 kHz Xtal frequency accuracy: ± 5 ppm @ 25°C
- 43 bytes of non-volatile user memory EEPROM
- · Configuration registers stored in EEPROM and mirrored in RAM
- User programmable password for write protection of the time and configuration registers
- I<sup>2</sup>C-bus interface (up to 400 kHz)
- Programmable Clock Output
  - o Enable/disable by CLKOE bit
  - or enabling with Interrupt function
  - 32.768 kHz, 8192 Hz, 1024 Hz, 64 Hz, 32 Hz, 1 Hz or periodic countdown timer interrupt
  - o Synchronized enable/disable selectable
- Automatic Backup switchover with Interrupt and Time Stamp function
- Internal Power On Reset (POR) with Interrupt function
- · Trickle charger
- Wide interface operating voltage: 1.2 to 5.5 V
- Wide Timekeeping voltage range: 1.1 V to 5.5 V
- Extreme low current consumption: 40 nA (V<sub>DD</sub> = 3.0 V, T<sub>A</sub> = 25°C)
- Operating temperature range: -40 to +85°C
- Ultra small and compact C7 package size, RoHS-compliant and 100% lead-free: 3.2 x 1.5 x 0.8 mm
- Automotive qualification according to AEC-Q200 available

# 1.1. GENERAL DESCRIPTION

The RV-3028-C7 is a CMOS real-time clock/calendar module with an automatic backup switchover circuit and is optimized for extreme low power consumption. It provides full RTC function with programmable counters, alarm, selectable interrupt and clock output functions and also a 32-bit UNIX Time counter. The internal EEPROM memory hosts all configuration settings and allows for additional user memory. An EEOffset value allows compensating the frequency deviation of the 32.768 kHz clock. All addresses and data are transferred over an I<sup>2</sup>C-bus interface for communication with a host controller. The Address Pointer is incremented automatically after each written or read data byte.

This ultra small RTC module has been specially designed for miniature and cost sensitive high volume applications.

#### 1.2. APPLICATIONS

The RV-3028-C7 RTC module combines key functions with outstanding performance in an ultra small ceramic package:

- Extreme Low Power consumption
- Smallest RTC module (embedded XTAL) in an ultra-small 3.2 x 1.5 x 0.8 mm lead-free ceramic package

These unique features make this product perfectly suitable for many applications:

• Communication: IoT / Wearables / Wireless Sensors and Tags / Handsets

• Automotive: M2M / Navigation & Tracking Systems / Dashboard / Tachometers / Engine Controller

Car Audio & Entertainment Systems

Metering: E-Meter / Heating Counter / Smart Meters / PV Converter/ Utility metering
 Outdoor: ATM & POS systems / Surveillance & Safety systems / Ticketing Systems

Medical: Glucose Meter / Health Monitoring Systems

Safety: Security & Camera Systems / Door Lock & Access Control / Tamper Detection

• Consumer: Gambling Machines / TV & Set Top Boxes / White Goods

Automation: PLC / Data Logger / Home & Factory Automation / Industrial and Consumer Electronics


#### 1.3. ORDERING INFORMATION

Example: RV-3028-C7 TA QC


Code	Operating temperature range
TA (Standard)	-40 to +85°C

Code	Qualification
QC (Standard)	Commercial Grade
QA	Automotive Grade AEC-Q200

#### 2. BLOCK DIAGRAM



# **2.1. PINOUT**



# 2.2. PIN DESCRIPTION


Symbol	Pin#	Description
CLKOUT	1	<ul> <li>Clock Output; push-pull; Normal and Interrupt driven clock output can be activated concurrently.</li> <li>Normal clock output is controlled by the CLKOE bit. When CLKOE is set to 1 (default), the CLKOUT pin drives the square wave on the CLKOUT pin. When CLKOE bit is set to 0, the CLKOUT pin is LOW.</li> <li>Interrupt driven clock output is controlled by an interrupt event. When CLKIE is set to 1 the occurrence of the interrupt selected in the Clock Interrupt Mask Register (12h) allows the square wave output on the CLKOUT pin. Writing 0 to CLKIE will disable new interrupts from driving square wave on CLKOUT. When CLKF flag is cleared, the CLKOUT pin is LOW.</li> <li>Depending of the settings in the FD field, the CLKOUT pin can drive the square wave of 32.768 kHz (default), 8192 Hz, 1024 Hz, 64 Hz, 32 Hz or 1 Hz, or the predefined periodic countdown timer interrupt. When FD field is 111 the CLKOUT pin is LOW.</li> <li>When CLKSY bit set to 1, the enabling and disabling of the clock output is synchronized. CLKSY has no effect on the timer interrupt signal.</li> <li>In VBACKUP Power state, the CLKOUT pin is LOW.</li> </ul>
ĪNT	2	Interrupt Output; open-drain; active LOW; requires pull-up resistor; used to output Periodic Countdown Timer, Periodic Time Update, Alarm, External Event, Automatic Backup Switchover and Power On Reset Interrupt signals. Interrupt output also in VBACKUP Power state.
SCL	3	I <sup>2</sup> C Serial Clock Input; requires pull-up resistor. In VBACKUP Power state, the SCL pin is disabled.
SDA	4	I <sup>2</sup> C Serial Data Input-Output; open-drain; requires pull-up resistor. In VBACKUP Power state, the SDA pin is disabled (high impedance).
V <sub>SS</sub>	5	Ground.
V <sub>BACKUP</sub>	6	Backup Supply Voltage. When the backup switchover function is not needed, $V_{\text{BACKUP}}$ must be tied to $V_{\text{SS}}$ with a 10 k $\Omega$ resistor.
$V_{DD}$	7	Power Supply Voltage.
EVI	8	External Event Input; used for interrupt generation, interrupt driven clock output and time stamp function. Remains active also in VBACKUP Power state. This pin should not be left floating.

#### 2.3. FUNCTIONAL DESCRIPTION


The RV-3028-C7 is an extreme-low power CMOS based Real-Time-Clock Module with embedded 32.768 kHz Crystal. It includes an Automatic Backup switchover function with a Trickle charger where the interrupt output on INT pin is also working in VBACKUP Power state. The clock output on CLKOUT pin can be enabled normally via command over interface or can be interrupt driven and synchronized clock output enable/disable on CLKOUT pin can be freely selected. The configuration registers are stored permanently in non-volatile EEPROM and mirrored in RAM in order that the RTC module is still configured correctly even after power down. For safety against inadvertent overwriting the time registers and configuration registers can be protected by a User Programmable Password. Additionally, there is an EEOffset value customer use for aging correction.

The RV-3028-C7 provides standard Clock & Calendar function including seconds, minutes, hours (12 or 24 h), weekdays, date, months, years (with leap year correction) and interrupt functions for the Periodic Countdown Timer, Periodic Time Update, Alarm, External Event, Automatic Backup Switchover and Power On Reset. All is accessible via I<sup>2</sup>C-bus (2-wire Interface). The interrupt functions and the Time Stamp of the External Event function are also working in VBACKUP Power state. Beside the standard RTC functions a 32-bit UNIX Time counter and 43 Bytes of non-volatile User Memory EEPROM and 2 Bytes of User RAM are provided. A further Byte can be used as User RAM when the Periodic Countdown Timer is not used (Timer Value register 0Ah) and a further Byte when the Alarm function is not used (Alarm register 07h).

The registers are accessed by selecting a register address and then performing read or write operations. Multiple reads or writes may be executed in a single access, with the address automatically incrementing after each byte. When address is automatically incremented, wrap around occurs from address 3Fh to address 00h (see figure below). All registers are designed as addressable 8-bit registers despite the fact that not all registers and bits are implemented (reserved).



#### 2.4. DEVICE PROTECTION DIAGRAM



#### 3. REGISTER ORGANIZATION

- RAM Registers at addresses 00h to 28h are accessed by selecting a register address and then performing read or write operations. Multiple reads or writes may be executed in a single access, with the address automatically incrementing after each byte.
- The Configuration Registers at addresses 2Bh and 30h to 37h are memorized in EEPROM and mirrored in RAM.
- There are 43 bytes of non-volatile user memory EEPROM at addresses 00h to 2Ah for general use.

The following tables summarize the function of each register.

#### 3.1. REGISTER CONVENTIONS

The conventions in this table serve as a key for the register overview and individual register diagrams:

Convention (Conv.)	Description
R	Read only. Writing to this register has no effect.
W	Write only. Returns 0 when read.
R/WP	Read: Always readable. Write: Can be write-protected by password.
WP	Write only. It can be write-protected by password.
Prot.	Protected. Not readable, but normal address pointer incrementing.

# 3.2. REGISTER OVERVIEW

After reset, all registers are set according to Table in section REGISTER RESET VALUES SUMMARY.

# Register Definitions; RAM, Address 00h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
00h	Seconds	R/WP	0	40	20	10	8	4	2	1		
01h	Minutes	R/WP	0	40	20	10	8	4	2	1		
201	Hours (24 hour)	DAME			20	10	8	4	2	1		
02h	Hours (12 hour)	R/WP	0	0	AMPM	10	8	4	2	1		
03h	Weekday	R/WP	0	0	0	0	0	4	2	1		
04h	Date	R/WP	0	0	20	10	8	4	2	1		
05h	Month	R/WP	0	0	0	10	8	4	2	1		
06h	Year	R/WP	80	40	20	10	8	4	2	1		
07h	Minutes Alarm	R/WP	AE_M	40	20	10	8	4	2	1		
001	Hours Alarm (24h)	DAMD	^ <u> </u>		20	10	8	4	2	1		
08h	Hours Alarm (12h)	R/WP	AE_H	0	AMPM	10	8	4	2	1		
221	Weekday Alarm	DAME	45 145		0	0	0	4	2	1		
09h	Date Alarm	R/WP	AE_WD	0	20	10	8	4	2	1		
0Ah	Timer Value 0	R/WP	128	64	32	16	8	4	2	1		
0Bh	Timer Value 1	R/WP	0	0	0	0	2048	1024	512	250		
0Ch	Timer Status 0	R	128	64	32	16	8	4	2	1		
0Dh	Timer Status 1 shadow	R	0	0	0	0	2048	1024	512	256		
0Eh	Status	R/WP	EEbusy	CLKF	BSF	UF	TF	AF	EVF	POF		
0Fh	Control 1	R/WP	TRPT	-	WADA	USEL	EERD	TE	Т	D		
10h	Control 2	R/WP	TSE	CLKIE	UIE	TIE	AIE	EIE	12_24	RES		
11h	GP Bits	R/WP	-	GP6	GP5	GP4	GP3	GP2	GP1	GP		
12h	Clock Int. Mask	R/WP	-	-	-	-	CEIE	CAIE	CTIE	CU		
13h	Event Control	R/WP	0	EHL	Е	T	0	TSR	TSOW	TS		
14h	Count TS	R	128	64	32	16	8	4	2	1		
15h	Seconds TS	R	0	40	20	10	8	4	2	1		
16h	Minutes TS	R	0	40	20	10	8	4	2	1		
		_			20	10	8	4	2	1		
17h	Hours TS	R	0	0	AMPM	10	8	4	2	1		
18h	Date TS	R	0	0	20	10	8	4	2	1		
19h	Month TS	R	0	0	0	10	8	4	2	1		
1Ah	Year TS	R	80	40	20	10	8	4	2	1		
1Bh	UNIX Time 0	R/WP				UNIX	0 [7:0]					
1Ch	UNIX Time 1	R/WP				UNIX 1	I [15:8]					
1Dh	UNIX Time 2	R/WP				UNIX 2						
1Eh	UNIX Time 3	R/WP				UNIX 3						
1Fh	User RAM 1	R/WP					1 data					
20h	User RAM 2	R/WP					2 data					
21h	Password 0	W				PW 0	[7:0]					
22h	Password 1	W				PW 1	[15:8]					
23h	Password 2	W				PW 2						
24h	Password 3	W	PW 3 [31:24]									
25h	EEPROM Addr.	R/WP	EEaddr									
26h	EEPROM Data	R/WP	EEdata									
27h	EEPROM Com.	WP	EEcmd									
28h	ID	R	HID VID									
29h and 2Ah	Non-existing	<u> </u>	Non-existing RAM address (will be skipped by address pointer)									
2Ch to 2Fh	RESERVED	Prot.	F							3)		
	RESERVED         Prot.         RESERVED (not readable, but normal address pointer incrementing)           3Fh         RESERVED         Prot.         RESERVED (not readable, but normal address pointer incrementing)											

<sup>-</sup> Bit not implemented. Will return a 0 when read.

#### **Extreme Low Power Real-Time Clock Module**

RV-3028-C7

# Register Definitions; Configuration EEPROM with RAM mirror, Address 2Bh and 30h to 37h:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
2Bh	EEPROM RESERVED	R/WP	RESERVED (Must not be overwritten)									
30h	EEPROM PW Enable	R/WP		EEPWE								
31h	EEPROM Password 0	WP	EEPW 0 [7:0] EEPW 1 [15:8]									
32h	EEPROM Password 1	WP										
33h	EEPROM Password 2	WP	EEPW 2 [23:16]									
34h	EEPROM Password 3	WP				EEPW 3	3 [31:24]					
35h	EEPROM Clkout	R/WP	CLKOE	CLKSY	i	-	PORIE		FD			
36h	EEPROM Offset	R/WP	EEOffset [8:1]									
37h	EEPROM Backup	R/WP	EEOffs et [0] BSIE TCE FEDE BSM TCR									
- Bit not implemente	Bit not implemented. Will return a 0 when read.											

# Register Definitions; User EEPROM, Address 00h to 2Ah:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h to 2Ah	User EEPROM (43 Bytes)	R/WP			43 Bytes	of non-vol	atile User E	EPROM		

# Register Definitions; Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Ch to 2Fh	EEPROM RESERVED	Prot.	RESERVED							
38h to 3Fh	EEPROM RESERVED	Prot.		RESERVED						

#### 3.3. CLOCK REGISTERS

#### 00h - Seconds

This register holds the count of seconds, in two binary coded decimal (BCD) digits. Values will be from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
00h	Seconds	R/WP	0	40	20	10	8	4	2	1		
00h	Reset		0	0	0	0	0	0	0	0		
Bit	Bit Symbol			Description								
7	0		0	Read only. Always 0.								
6:0	Seconds		00 to 59	When 1 is	Holds the count of seconds, coded in BCD format.  When 1 is written to the RESET bit the Seconds register value remains unchanged.							

#### 01h - Minutes

This register holds the count of minutes, in two binary coded decimal (BCD) digits. Values will be from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
04h	Minutes	R/WP	0	40	20	10	8	4	2	1
01h	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			I	Description	1		
7	0		0	Read only	y. Always 0					
6:0	Minutes		00 to 59	Holds the	count of m	inutes, cod	ed in BCD f	ormat.		

#### 02h - Hours

This register holds the count of hours, in two binary coded decimal (BCD) digits. If the 12\_24 bit is cleared (default) (see CONFIGURATION REGISTERS, 10h – Control 2) the values will be from 0 to 23. If the 12\_24 bit is set, the hour values will range from 1 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0.01	Hours (24 hour mode) – default value	R/WP	0	0	20	10	8	4	2	1
02h	Hours (12 hour mode)				AMPM	10	8	4	2	1
	Reset		0	0	0	0	0	0	0	0
•	ode), 12_24 = 0 – defa	ult value	ı							
Bit	Symbol		Value				Description	n		
7:6	0		0	Read only	y. Always 0					
5:0	Hours (24 hour mo – default value	ode)	0 to 23	Holds the	count of ho	ours, coded	in BCD for	mat.		
Hours (12 hour m	ode), 12_24 = 1									
Bit	Symbol		Value				Description	n		
7:6	0		0	Read only	y. Always 0					
E	ANADNA		0	AM hours	S.					
5	AMPM		1	PM hours	S.					
4:0	Hours (12 hour mo	de)	1 to 12	Holds the	count of ho	ours, coded	in BCD for	mat.		

#### 3.4. CALENDAR REGISTERS

#### 03h - Weekday

This register holds the current day of the week. Each value represents one weekday that is assigned by the user. Values will range from 0 to 6. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
03h	Weekday	R/WP	0	0	0	0	0	4	2	1
USII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	า		
7:3	0		0	Read only	/. Always 0					
2:0	Weekday		0 to 6	Holds the	weekday o	ounter valu	e.			
Weekday			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Weekday 1 – Defa	ult value							0	0	0
Weekday 2								0	0	1
Weekday 3								0	1	0
Weekday 4			0	0	0	0	0	0	1	1
Weekday 5								1	0	0
Weekday 6								1	0	1
Weekday 7								1	1	0

#### 04h - Date

This register holds the current day of the month, in two binary coded decimal (BCD) digits. Values will range from 01 to 31. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
04h	Date	R/WP	0	0	20	10	8	4	2	1
0411	Reset		0	0	0	0	0	0	0	1
Bit	Symbol		Value				Description	1		
7:6	0		0	Read only	y. Always 0					
5:0	Date		01 to 31	Holds the = 01	current dat	te of the mo	onth, coded	in BCD for	mat. – Defa	ult value

# 05h - Month

This register holds the current month, in two binary coded decimal (BCD) digits. Values will range from 01 to 12. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
05h	Month	R/WP	0	0	0	10	8	4	2	1
USII	Reset		0	0	0	0	0	0	0	1
Bit	Symbol		Value				Description	n		
7:5	0		0	Read onl	y. Always 0	).				
4:0	Month		01 to 12	Holds the	e current mo	onth, coded	in BCD for	mat.		
Months			Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
January - Default	value					0	0	0	0	1
February						0	0	0	1	0
March						0	0	0	1	1
April						0	0	1	0	0
May						0	0	1	0	1
June				0	0	0	0	1	1	0
July			0	0	0	0	0	1	1	1
August						0	1	0	0	0
September						0	1	0	0	1
October			1			1	0	0	0	0
November						1	0	0	0	1
December			]			1	0	0	1	0

# 06h - Year

This register holds the current year, in two binary coded decimal (BCD) digits. Values will range from 00 to 99. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
06h	Year	R/WP	80	40	20	10	8	4	2	1
0011	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	1		
7:0	Year		00 to 99	Holds the	current yea	ar, coded in	BCD forma	at. – Default	t value = 00	)

#### 3.5. ALARM REGISTERS

#### 07h - Minutes Alarm

This register holds the Minutes Alarm Enable bit AE\_M and the alarm value for minutes, in two binary coded decimal (BCD) digits. Values will range from 00 to 59. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
07h	Minutes Alarm	R/WP	AE_M	40	20	10	8	4	2	1
0711	Reset		1	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	1		
_			Mir	utes Alarm		Enables al			H and AE_	WD
7	AE_M		0	Minutes A	Alarm is ena	abled.				
			0 Minutes Alarm is enabled. 1 Minutes Alarm is disabled. – Default value							
6:0	Minutes Alarm		00 to 59	Holds the	alarm valu	e for minute	es, coded ir	BCD form	at.	

#### 08h - Hours Alarm

This register holds the Hours Alarm Enable bit AE\_H and the alarm value for hours, in two binary coded decimal (BCD) digits. If the 12\_24 bit is cleared (default value) (see CONFIGURATION REGISTERS, 10h – Control 2) the values will range from 0 to 23. If the 12\_24 bit is set, the hour values will be from 0 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
991	Hours Alarm (24 hour mode) – default value	R/WP	AE_H	0	20	10	8	4	2	1
08h	Hours Alarm (12 hour mode)				AMPM	10	8	4	2	1
	Reset		1	0	0	0	0	0	0	0
Hours Alarm (24 ho	ur mode), 12_24 = 0 -	- default v	/alue							
Bit	Symbol		Value			ı	Description	1		
				Hours Ala	m Enable b	it (see USE	OF THE A	LARM INT	ERRUPT).	
7	AE_H		0	Enabled						
			1	Disabled	<ul> <li>Default va</li> </ul>	alue				
6	0		0	Read only	y. Always 0.	•				
5:0	Hours Alarm (24 ho mode) – default valu		0 to 23	Holds the	alarm valu	e for hours	, coded in B	CD format.		
Hours Alarm (12 ho	ur mode), 12_24 = 1									
Bit	Symbol		Value			ı	Description	1		
				Hours Ala	m Enable b	it (see USE	OF THE A	LARM INT	ERRUPT).	
7	AE_H		0	Enabled						
			1	Disabled	<ul> <li>Default va</li> </ul>	alue				
6	0		0	1	y. Always 0.	-				
5	AMPM		0	AM hours	-					
<u> </u>			1	PM hours	<b>.</b>					
4:0	Hours Alarm (12 ho mode)	ur	1 to 12	Holds the	alarm valu	e for hours	, coded in B	CD format.		

# 09h - Weekday/Date Alarm

This register holds the Weekday/Date Alarm Enable bit AE\_WD. If the WADA bit is 0 (Bit 5 in Register 0Fh), it holds the alarm value for the weekday (weekdays assigned by the user), in two binary coded decimal (BCD) digits. Values will range from 0 to 6. If the WADA bit is 1, it holds the alarm value for the date, in two binary coded decimal (BCD) digits. Values will range from 01 to 31. Leap years are correctly handled from 2000 to 2099. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Weekday Alarm – default value	R/WP	AE WD	0	0	0	0	4	2	1
09h	Date Alarm		_		20	10	8	4	2	1
	Reset		1	0	0	0	0	0	0	0
Weekday Alarm, \	NADA = 0 - default valu	ue								
Bit	Symbol		Value				Description	n		
7	AE WD	Weekday/Date Alarm Enable bit. Enables alarm together with AE_M and AE_H (see USE OF THE ALARM INTERRUPT).  0 Enabled								AE_H
7	AE_WD		0	Enabled						
			1	Disabled	<ul> <li>Default v</li> </ul>	alue				
6:3	0		0	Read onl	y. Always 0	١.				
2:0	Weekday Alarm		0 to 6	Holds the	weekday a	alarm value	, coded in E	BCD format	•	
Date Alarm, WAD	A = 1									
Bit	Symbol		Value				Description	n		
			Week	day/Date A			es alarm to LARM INTI		AE_M and	AE_H
7	AE_WD		0	Enabled	•			•		
			1	Disabled	<ul> <li>Default v</li> </ul>	alue				
6	0		0	Read onl	y. Always 0					
5:0	Date Alarm		01 to 31		alarm value POR has to				at. The Reso	set value

# 3.6. PERIODIC COUNTDOWN TIMER CONTROL REGISTERS

#### 0Ah - Timer Value 0

This register is used to set the lower 8 bits of the Timer Value (preset value) for the Periodic Countdown Timer. This value will be reloaded into the Countdown Timer when it reaches zero if the TRPT bit is 1. This allows for periodic timer interrupts (see calculation below). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Ah	Timer Value 0	R/WP	128	64	32	16	8	4	2	1
UAII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	1		
7:0	Timer Value 0		00h to FFh	8 bit) (see only the p When the	er Value for e USE OF To preset value e Periodic Co be used as	THE PERIO is returned ountdown	DIC COUN and not the	TDOWN TI e actual val	MER). Whe ue.	en read,

#### 0Bh - Timer Value 1

This register is used to set the upper 4 bits of the Timer Value (preset value) for the Periodic Countdown Timer. This value will be reloaded into the Countdown Timer when it reaches zero if the TRPT bit is a 1. This allows for periodic timer interrupts (see calculation below). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Bh	Timer Value 1	R/WP	0	0	0	0	2048	1024	512	256
UBN	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	า		
7:4	0		0	Read only	y. Always 0					
3:0	Timer Value 1		0h to Fh	4 bit) (see	e USE OF 1	THE PERIC	c Countdow DIC COUN d and not th	TDOWN TI	MER). Whe	

Countdown Period in seconds:

Countdown Period = 
$$\frac{\text{Timer Value}}{\text{Timer Clock Frequency}}$$

#### 0Ch - Timer Status 0

This register holds the lower 8 bits of the current value of the Periodic Countdown Timer. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Ch	Timer Status 0	R	128	64	32	16	8	4	2	1
UCII	Reset		0	0	0	0	0	0	0	0
			ı							
Bit	Symbol		Value			l	Description	1		
7:0	Timer Status 0		00h to FFh				c Countdow DIC COUN			at (lower

#### 0Dh - Timer Status 1 shadow

This register holds the upper 4 bits of the current value of the Periodic Countdown Timer. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0Dh	Timer Status 1	R	0	0	0	0	2048	1024	512	256
UDN	Reset	•	0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	1		
7:4	0		0	Read only	y. Always 0					
3:0	Timer Status 1		0h to Fh	The current value of the Periodic Countdown Timer in binary format (up 4 bit) (see USE OF THE PERIODIC COUNTDOWN TIMER).						at (upper

When TE bit is set to 1, reading the Timer Status 0 value updates the Timer Status 1 shadow register. Reading Timer Status 1 will return the Timer Status 1 shadow register value, memorized during Timer Status 0 read. When a 0 is written to the TE bit, the Timer Status 0 and Timer Status 1 registers store the last updated value.

# 3.7. CONFIGURATION REGISTERS

#### 0Eh - Status

This register is used to detect the occurrence of various interrupt events and reliability problems in internal data. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
٥٢٢	Status	R/WP	EEbusy	CLKF	BSF	UF	TF	AF	EVF	PORF		
0Eh	Reset		1 → 0	0	0	0	0	0	Х	1		
Bit	Symbol		Value			l	Description	1				
				El	EPROM Me	mory Busy	Status Bit -	- (Read On	ly)			
			0	The trans	sfer is finish		READ/WR	ITE)				
7	EEbusy		0		that the EE		urrently har	ndling a rea	d or write r	equest		
,	LEBGGy		1		gnore any fu up a refres							
			'	refreshme	ent is ~66 m							
	_		C	to 0 autor	matically. Interrupt F	lag (saa DE	OCDAMM	ARI E CLO		IT\		
					detected. V							
6	CLKF		0	dependin	g on CLKO	UTSYNCH	and CLKO	UT settings		•		
			1					ccurrence of an interrupt driven clock s retained until a 0 is written by the				
				user.				<u> </u>				
			Back		Flag (see Al					TION)		
			No backup switchover detected. At power up (POR) this flag is automatically cleared to 0. When the backup switchover function is disabled (PM field = 00) BSF is always logic 0.									
5	BSF		disabled (PM field = 00) BSF is always logic 0.  If set to 0 beforehand, indicates that a switchover from main power $V_{DD}$ to									
			If set to 0 beforehand, indicates that a switchover from main power V <sub>DD</sub> to V <sub>BACKUP</sub> has occurred. The value 1 can be cleared by writing a 0 to the bit RTC module is in VDD Power state.									
			1 RTC module is in VDD Power state. Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.									
			function when bits TSS and TSE are set to 1.									
			Periodic Time Update Flag (see PERIODIC TIME UPDATE INTERRUPT FUNCTION)									
4	UF											
			1		beforehand event. The							
					Perio	odic Counto	lown Timer	Flag				
			0	No event	ODIC COU	NTDOWN	TIMER INTI	ERRUPT F	UNCTION)			
3	TF		-		beforehand	d, indicates	the occurre	ence of a Pe	eriodic Cou	ntdown		
			1	Timer Into	errupt even	t. The value	1 is retain	ed until a 0	is written b	y the		
					arm Flag (se	e ALARM	INTERRUP	T FUNCTIO	DN)			
2	AF		0		detected.							
			1		beforehand e value 1 is					rupt		
					ent Flag (s							
					the default							
			X	to be c	leared by w			POR EHL = Event Interri		level is		
1	EVF				EVF = 0, no	LOW level	was detec	ted on EVI	pin.			
ı	EVF		0		EVF = 1, LC detected.	OW level wa	as detected	on EVI pin.				
				If set to 0	beforehand				external Ev	ent. The		
			1		retained un The EVF fla				ackun Swite	chover		
					when bits T	SS and TSE	are set to					
			6	L NI - 19	and the state of the		Reset Flag					
0	PORF		0		e drop dete		a voltage d	Iron below \	/ <sub>POP</sub> . The d	lata in the		
U	FURF		If set to 0 beforehand, indicates a voltage drop below V <sub>POR</sub> . The data in the device are no longer valid and all registers must be initialized. The value 1 is retained until a 0 is written by the user. At startup (POR) the value is set									
			· ·				the user. A ne flag to us		OR) the va	lue is set		

# 0Fh - Control 1

This register is used to specify the target for the Alarm Interrupt function and the Periodic Time Update Interrupt function and to select or set operations for the Periodic Countdown Timer. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Control 1	R/WP	TRPT	-	WADA	USEL	EERD	TE	-	TD		
0Fh	Reset	I	0	0	0	0	0	0	0	0		
D:4	Symbol		Value				Description			•		
Bit	Symbol			l epeat bit. Sp	nacifias aith		Description		Pariodic C	Countdown		
			THITICI TX	opeat bit. O		imer Interru			i chodic c	Journaown		
						NTDOWN						
7	TRPT		0			ted. When hes zero ar				(TE = 1) it		
,	TIM I		O	- Default		1103 2010 41	10 1 L 13 aut	Officiality (	olcarca.			
			_			cted. Wher						
			1		the value for counting.	rom the Tim	ner Value re	egisters upo	on reaching	g 0, and		
6	-		0			Will return	a 0 when re	ead.				
						m selection			specify eit	her the		
				Weekday		s the source			t function			
5	WADA		0	Wookday		ARM INTER			Dofault	value		
			1					•	. – Delault	value		
			-	Date is the source for the Alarm Interrupt function. Update Interrupt Select bit. Specifies either Second or Minute update for the Periodic								
			Time Update Interrupt function. When 1 is written to the RESET bit the interrupt									
4	USEL		function is retarded (see PERIODIC TIME UPDATE INTERRUPT FUNCTION).									
·			0	0 Second update (Auto reset time t <sub>RTN2</sub> = 500 ms). – Default value								
			1	1 Minute update (Auto reset time t <sub>RTN2</sub> = 7.813 ms).								
			EEPROM Memory Refresh Disable bit. When 1, disables the automatic refresh of the									
			(	-		ers from the			,			
			(see									
3	EERD		(see AUTOMATIC REFRESH (ALL CONFIGURATION EEPROM → ŘAM)).  Refresh is active. All data in the Configuration Registers are refreshed by the data stored in the EEPROM each 24 hours, at date increment (1									
			0			ght). Refres						
				time of th	e first refre	power up a shment is ~	66 ms. – D	automatica efault value	ny generat e	ea. The		
			1		s disabled.							
			Periodi	c Countdow						ng for the		
						untdown Tir NTDOWN 7				١		
2	TE					ountdown						
2			0			d when Sing			RPT = 0	and when		
						er reaches z ountdown			n (a counto	lown starts		
			1			e set in Tim			. (a coa			
						ncy selectio						
					countdown t <sub>RTN1</sub> is als	Timer Inter of defined.	rupt functio	n. vvitn tnis	setting the	e Auto		
				When the	clock sour	ce has bee						
1:0	TD		00 to 11 update (1/60 Hz), the timing of both, countdown and interrupts, is coordinated with the clock update timing.									
						the RESET		errupt functi	ion is retar	ded. See		
				table belo	w (see also	PERIODIO						
				FUNCTIO				I				
TD Value	Timer Clock Freq			tdown peri			ΓN1		RESET	bít		
00	4096 Hz – Default v	aiue	244.14 µs		12	22 µs		When	1 is writte	en to the		
01	64 Hz		15.625 m	8		912 ma		RESE	T bit, the i	interrupt		
10	1 Hz 1/60 Hz		1 s 60 s			813 ms		functi	on is retar	ded.		
	1/00 П2		00 S									

# 10h - Control 2

This register is used to control the interrupt event output for the  $\overline{\text{INT}}$  pin, the stop/start status of clock and calendar operations, the interrupt controlled clock output on CLKOUT pin, the hour mode and the time stamp enable. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
Address	Control 2	R/WP	TSE	CLKIE	UIE	TIE	AIE	EIE	12_24	RESET			
10h	Reset	R/WF	0	0	0	0	0	0	0	0			
	Reset			0	U	U	U	U	U	U			
Bit	Symbol		Value				Descriptio						
					•	,		MP FUNC	ΓΙΟΝ)				
7	TSE		0				n. – Default	value					
			1		he Time sta			E 1-1 - 1-2					
			When en	nabled, it is p	ossible to	wake-up an				requency.			
6	CLKIE		0	Disabled – Default value  When set to 1, the clock output on CLKOUT pin is automatically enab									
			1	when an i	nterrupt oc according	curs, based to clock se	on the Clo	ck Interrupt d by the FD	Mask Reg				
					Periodic 7	Time Updat	e Interrupt	Enable bit	CTION!)				
								RUPT FUNC		Undate			
5	UIE		0					NT pin. – D					
			1	An interru event occ = 500 ms	ipt signal is urs. The lo (Second u	generated w-level outp pdate) or t <sub>R</sub>	on INT pin out signal is <sub>TN2</sub> = 7.813	when a Per automatica ms (Minute	riodic Time ally cleared update).	Update			
								ot Enable b ERRUPT F					
								when a Pe					
4	TIE		0					ed on INT p					
			1	Timer eve after t <sub>RTN1</sub>	ent occurs. = 122 µs (	The low-lev TD = 00) or	rel output si $t_{RTN1} = 7.8$	when a Pei gnal is auto 13 ms (TD :	matically c = 01, 10, 1	leared 1).			
				Alarm Interrupt Enable bit (see ALARM INTERRUPT FUNCTION)									
3	AIE		0	No interrupt signal is generated on $\overline{\text{INT}}$ pin when an Alarm event of the signal is cancelled on $\overline{\text{INT}}$ pin. – Default value									
			1		ng is retaine			when an Al leared to 0					
					Е		ipt Enable l		00115145				
								ITERRUPT when an E					
			0					Switchover					
2	EIE							oin is cleare					
								when an Ex Switchover					
			1					is retained					
				cleared to	0 (no auto	matic canc	ellation).						
				or 24 hour	` `				REGISTE	RS)			
1	12_24		0			•	23). – Defau	ılt value					
			1		node is sele			a adiuatma	at (a) mah ra	nizin a\			
			Rese	leset bit. This bit is used for a software-based time adjustment (synchronizing) (see RESET BIT FUNCTION).									
			0	No reset.	<ul> <li>Default v</li> </ul>			,					
0	RESET		1	When 1 is written to the RESET bit, the clock prescaler from 4096 Hz to 1 Hz is reset. An eventual present memorized 1 Hz update is also reset. The RESET bit is then automatically cleared. Because the upper two stages of the prescaler are not reset (16.384 kHz and 8192 Hz) and the I <sup>2</sup> C interfact is asynchronous, the first 1 Hz period after synchronization will be 0 to 24 µs shorter than 1 second.									
				Resetting clock peri	the presca	ler will have ubsequent p	eripherals	ce on the le (clock and e , EVI input	calendar, C				

#### 11h - GP Bits

This register holds the bits for general purpose use (7 bits). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
11h	GP Bits	R/WP	-	GP6	GP5	GP4	GP3	GP2	GP1	GP0
1111	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			I	Description	1		
7	-		0	Bit not im	plemented.	Will return	a 0 when re	ead.		
6:0	GPx		0 or 1	Register I	oits for gene	eral purpos	e use (7 bits	s).		

# 12h - Clock Interrupt Mask

This register is used to select a predefined interrupt for automatic clock output. Setting a bit to 1 selects the corresponding interrupt. Multiple interrupts can be selected. After power on, no interrupt is selected (see CLOCK OUTPUT SCHEME). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
12h	Clock Interrupt Mask	R/WP	-	-	-	-	CEIE	CAIE	CTIE	CUIE
	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			l	Description	n		
7:4	-		0	Bit not im	plemented.	Will return	a 0 when re	ead.		
3	CEIE		The source Automatic	Backup S Disabled	vent Interru witchover (s – Default va	pt can be the see INTERF	RUPT SCH	Event from EME).	EVI pin or	the
			1	Enabled.						
_				Clock output when Alarm Interrupt bit.						
2	CAIE		0		<ul> <li>Default va</li> </ul>					
			1	l .	Internal sig					
			Clock out	put when P			ner Interrup	t bit.		
1	CTIE		0	Disabled	<ul> <li>Default va</li> </ul>	alue				
			1	Enabled:	Internal sig	nal TI is sel	ected.			
			Clock out	output when Periodic Time Update Interrupt bit.						
0	CUIE		0	Disabled – Default value						
			1	Enabled.	Internal sig	nal UI is se	lected.			

# 3.8. EVENT CONTROL REGISTER

#### 13h - Event Control

This register controls the event detection on the EVI pin. Depending of the EHL bit a high or a low signal can be detected. Moreover a digital glitch filtering can be applied to the EVI signal by selecting a sampling period in the ET field. Furthermore this register holds control functions for the Time Stamp data. And the switching over to VBACKUP Power state can be selected as source for an event. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
406	Event Control	R/WP	0	EHL	Е	Т	0	TSR	TSOW	TSS		
13h	Reset		0	0	0	0	0	0	0	0		
Bit	Symbol		Value			ı	Description	n				
7	0		0	Read onl	y. Always 0							
			E	vent High/L	ow detectio	n Select (se	ee EXTERI	NAL EVENT	FUNCTIO	N)		
6	EHL		0	EVI. – De	efault value	0 ,	J		nal Event o	•		
			1	EVI.			•		nal Event o	·		
				nal. Edge a (see	ind stable s USE OF T	teady state HE EXTER	are detecte RNAL EVEN	ed when ET		11		
5:4	ET		00					time is 30.5	ρμs). – Defa	ault value		
				<ul> <li>3.9 ms sampling period (256 Hz).</li> <li>15.6 ms sampling period (64 Hz).</li> </ul>								
			<ul><li>10 15.6 ms sampling period (64 Hz).</li><li>11 125 ms sampling period (8 Hz).</li></ul>									
			1 31 ( )									
3	0		0		, ,							
					Stamp Re				ION)			
2	TSR		0		the Time S	•			. (Causal TC	45 V255		
_	Ton		1	TS) are c	leared to 00	Dh.		, •	(Count TS			
				Stamp Ov n: The cour	erwrite bit. ( ter Count T (see	Controls the S is always overwrite TIME STA	e overwrite working, ir bit TSOW. MP FUNCT	function of ndependent	the TS regist of the setting	sters. ngs of the		
1	TSOW		0	registers. EVF has	To initialize to be cleare	e or reinitial ed. – Defau	ize the first It value	event dete	and remain ction functio	on, the		
			1	overwritte	en. The EVE	flag does	not need to	be cleared		isters are		
					np Source S		,					
0	TSS		0	occurs -	Default valu	ie .	,		nal Event or	·		
			A time stamp is generated (if TSE = 1) when the circuit goes to VBACKUI Power state.									

#### 3.9. TIME STAMP REGISTERS

#### 14h - Count TS

This register contains the number of occurrences of the corresponding event in standard binary format. The values range from 0 to 255. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
14h	Count TS	R	128	64	32	16	8	4	2	1
1411	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	n		
7:0	Count TS		0 to 255	case of a When bit When bit The coun the overw The Cour	of occurrence of occurrence of overflow to TSE = 0, the TSE = 1, the oter Count To orite bit TSC ont TS registe of TIME STA	the counter some counter in count	starts again stops counti s increased s working, in d to 00h wh	n with 00h ing events. I when ever independent	nt occurs. of the setti	ngs of

#### 15h - Seconds TS

This register holds a recorded Time Stamp of the Seconds register, in two binary coded decimal (BCD) digits. The values are from 00 to 59. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1 <i>E</i> h	Seconds TS	R	0	40	20	10	8	4	2	1
15h	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	n		
7	0		0	Read only	y. Always 0					
6:0	Seconds TS		00 to 59	format. W	ecorded Tir /hen enable t it contains ands TS reg	ed (bit TSE the time st	= 1), Deper amp of the	nding on the first or last	e setting of occurred ev	the /ent.

#### 16h - Minutes TS

This register holds a recorded Time Stamp of the Minutes register, in two binary coded decimal (BCD) digits. The values are from 00 to 59. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
16h	Minutes TS	R	0	40	20	10	8	4	2	1
1011	Reset		0	0 0 0 0 0						
Bit	Symbol	Value Description								
7	0		0	Read only	y. Always 0					
6:0	Minutes TS		00 to 59	format. W	hen enable t it contains	ed (bit TSE the time st	of the Minute = 1), Deper amp of the red to 00h w	nding on the first or last	e setting of occurred ev	the vent.

#### 17h - Hours TS

This register holds a recorded Time Stamp of the Hours register, in two binary coded decimal (BCD) digits. If the 12\_24 bit is cleared (default) (see CONFIGURATION REGISTERS, 10h – Control 2) the values will be from 0 to 23. If the 12\_24 bit is set, the hour values will range from 1 to 12 and the AMPM bit will be 0 for AM hours and 1 for PM hours. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Hours TS (24 hour mode) – default value	R	0	0	20	10	8	4	2	1
17h	Hours TS (12 hour mode)				AMPM	10	8	4	2	1
	Reset		0	0	0	0	0	0	0	0
Hours TS (24 hou	r mode) – default value									
Bit	Symbol		Value				Description	n		
7:6	0		0	Read only	y. Always 0		<del>-</del>			
5:0	Hours TS (24 hour mo	ode)	0 to 23	When end	ecorded Tin abled (bit Ta the time sta s TS registe	SE = 1), $De$	epending on rst or last o	the setting occurred eve	of the TSC ent.	W bit it
Hours TS (12 hou	r mode)									
Bit	Symbol		Value				Description	n		
7:6	0		0	Read only	y. Always 0					
5	AMPM		0	AM hours	, from the r	ecorded Tir	me Stamp o	of the Hours	register.	
5	AIVIPIVI		1	1 PM hours, from the recorded Time Stamp of the Hours register.						
4:0	Hours TS (12 hour me	Holds a recorded Time Stamp of the Hours register, coded in BCI When enabled (bit TSE = 1), Depending on the setting of the TSC contains the time stamp of the first or last occurred event. The Hours TS register is cleared to 00h when a 1 is written to the TSR.						W bit it		

### 18h - Date TS

This register holds a recorded Time Stamp of the Date register, in two binary coded decimal (BCD) digits. The values will range from 01 to 31. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
10h	Date TS	R	0	0	20	10	8	4	2	1
18h	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	n		
7:6	0		0	Read only	y. Always 0					
5:0	Date TS		01 to 31	When encontains the Date TSR. After POR	abled (bit T the time sta TS registe	SE = 1), Deamp of the form is cleared reset with be	of the Date in the pending or its or last of the to 00h wheel it TSR and its replaced.	n the setting occurred events a 1 is writh when a Tim	of the TSC ent. tten to the r e Stamp is	OW bit it eset bit recorded

#### 19h - Month TS

This register holds a recorded Time Stamp of the Month register, in two binary coded decimal (BCD) digits. The values will range from 01 to 12. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
19h	Month TS	R	0	0	0	10	8	4	2	1
1911	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	າ		
7:5	0		0	Read only	y. Always 0					
4:0	Month TS		01 to 12	When end contains to The Mont TSR. After POR	abled (bit Ta the time sta th TS regist R or when re	SE = 1), Dealing of the file o	f the Month epending on rst or last o d to 00h wh t TSR and v y replaced	the setting ccurred eve en a 1 is w	of the TSC ent. ritten to the e Stamp is	ow bit it reset bit recorded,

# 1Ah - Year TS

This register holds a recorded Time Stamp of the Year register, in two binary coded decimal (BCD) digits. Values will range from 00 to 99. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Ah	Year TS	R	80	40	20	10	8	4	2	1
TAN	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	n		
7:0	Year TS		00 to 99	When en	ecorded Tir abled (bit T the time sta TS registe	SE = 1), Deamp of the fi	epending on rst or last o	the setting occurred eve	of the TSC ent.	DW bit it

#### 3.10. UNIX TIME REGISTERS

The UNIX Time counter is a 32-bit counter with the value in binary format. The counter will roll-over to 00000000h when reaching FFFFFFFh. The 4 counter registers are fully readable and writable. The counter source clock is the digitally tuned 1 Hz clock frequency. The UNIX Time counter increment is inhibited during I<sup>2</sup>C write access to the 4 UNIX Time registers to allow coherent data values (see SETTING AND READING THE TIME). Read: Always readable. Write: Can be write-protected by password.

#### 1Bh - UNIX Time 0

Bit 0 to 7 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Bh	UNIX Time 0	R/WP				UNIX	0 [7:0]			
IDII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	1		
7:0	UNIX 0 [7:0]		00h to FFh	1 Rit () to / trom 32-bit LINIX counter						

#### 1Ch - UNIX Time 1

Bit 8 to 15 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Ch	UNIX Time 1	R/WP				UNIX 1	[15:8]			
ICII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value Description							
7:0	UNIX 1 [15:8]		00h to FFh Bit 8 to 15 from 32-bit UNIX counter.							

# 1Dh - UNIX Time 2

Bit 16 to 23 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Dh	UNIX Time 2	R/WP				UNIX 2	[23:16]			
TOIT	Reset		0 0 0 0 0 0 0							
Bit	Symbol		Value			ı	Description	1		
7:0	UNIX 2 [23:16]		00h to FFh	Bit 16 to 23 from 32-bit UNIX counter.						

#### 1Eh - UNIX Time 3

Bit 24 to 31 from 32-bit UNIX Time counter.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Eh	UNIX Time 3	R/WP				UNIX 3	[31:24]			
IEII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			ı	Description	1		
7:0	UNIX 3 [31:24]		00h to FFh	Bit 24 to 3	31 from 32-	bit UNIX co	unter.			

#### 3.11. RAM REGISTERS

Two free RAM bytes, which can be used for any purpose, for example, status bytes of the system.

#### 1Fh - User RAM 1

This register holds the bits for general purpose use. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1Fh	User RAM 1	R/WP				RA	M 1			
IFII	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			[	Description	1		
7:0	RAM 1		00h to FFh	RAM 1 da	ta					

#### 20h - User RAM 2

This register holds the bits for general purpose use. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
20h	User RAM 2	R/WP				RAI	M 2			
20h	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	1		
7:0	RAM 2		00h to FFh	RAM 2 da	ta					

#### 3.12. PASSWORD REGISTERS

After a Power up and the first refreshment of ~66 ms, the PW 0 to PW 3 registers are reset to 00h.

When enabled by writing 255 into the EEPROM Password Enable register EEPWE (EEPROM 30h), the Password registers are used to be written with the 32-Bit Password necessary to be able to write into all writable registers (for time and configuration registers). This 32-Bit Password is compared to the 32 bits stored in the EEPROM Password registers EEPW 0 to EEPW 3 (EEPROM 31h to 34h) (see EEPROM PASSWORD REGISTERS).

#### 21h - Password 0

Bit 0 to 7 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
21h	Password 0	W				PW 0	7:0]			
2111	Reset		0 0 0 0 0 0 0							
Bit	Symbol		Value Description							
7:0	PW 0 [7:0]		00h to FFh	I Bit () to / trom 32-bit Daceword						

# 22h - Password 1

Bit 8 to 15 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
22h	Password 1	W				PW 1	[15:8]			
2211	Reset		0 0 0 0 0 0 0							
Bit	Symbol		Value Description							
7:0	PW 1 [15:8]		00h to FFh Bit 8 to 15 from 32-bit Password							

# 23h - Password 2

Bit 16 to 23 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
23h	Password 2	W				PW 2	[23:16]			
2311	Reset		0 0 0 0 0 0 0							
Bit	Symbol		Value			ı	Description	1		
7:0	PW 2 [23:16]		00h to FFh	I Bit 16 to 73 from 37-bit Daceword						

#### 24h - Password 3

Bit 24 to 31 from 32-bit Password. Write only. Returns 0 when read.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
24h	Password 3	W				PW 3	[31:24]				
2411	Reset		0	0	0	0	0	0	0	0	
				1							
Bit	Symbol		Value	alue Description							
7:0	PW 3 [31:24]		00h to FFh	Bit 24 to 3	31 from 32-	bit Passwo	rd				

#### 3.13. EEPROM MEMORY CONTROL REGISTERS

See also EEPROM READ/WRITE.

#### 25h - EEPROM Address

This register holds the Address used for read or write from/to a single EEPROM Memory byte. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
25h	EEPROM Address	R/WP				EEa	addr			
	Reset		0	0	0	0	0	0	0	0
Bit	Symbol		Value			I	Description	1		
7:0	EEaddr		00h to FFh	Address f	or direct rea	ad or write	one EEPRC	OM Memory	byte.	

#### 26h - EEPROM Data

This register holds the Data that are read from, or that are written to a single EEPROM Memory byte. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
26h	EEPROM Data	R/WP				EEd	data			
2011	Reset		X X X X X X X X X							
Bit	Symbol		Value			I	Description	າ		
7:0	EEdata		00h to FFh Data from direct read or for direct write to one EEPROM Memory byte.							byte.

#### 27h - EEPROM Commands

This register must be written with specific values, in order to read or write all (readable/writeable) configuration registers or to read or write from/to a single EEPROM Memory byte.

Before using this commands, the automatic refresh function has to be disabled (EERD = 1) and the busy status bit EEbusy has to indicate, that the last transfer has been finished (EEbusy = 0). Before entering the command 11h, 12h, 21h or 22h, EEcmd has to be written with 00h. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
27h	EEPROM Commands	WP			•	EE	cmd		•			
	Reset		0	0	0	0	0	0	0	0		
Bit	Symbol		Value				Description	n				
				Command	ds for EEPR	ROM Memo	ry (see EEF	PROM REA	D/WRITE)			
			00h	First com	mand must	be 00h	Default valu	ie				
			Write to all Configuration EEPROM registers (Update). When writing a value of 11h, data from all (readable/writeable) configuration RAM bytes (address 30h to 37h) are written (stored) into t corresponding EEPROM bytes.									
7:0	EEcmd		12h  Corresponding EEPROM bytes.  Read all Configuration EEPROM registers (Refresh).  When writing a value of 12h, data from all Configuration EEPROM byte are read and copied into the corresponding RAM bytes (address 30h to 37h).									
7.5	LEGING		21h	When writhe EEPF	one EEPRO iting a value ROM byte w figuration E I bytes (add	e of 21h, da rith the add EPROM by	ta from EEo ress specifi tes (addres	data byte is ed in EEado	written (sto dr.	,		
			Read one EEPROM byte (from Configuration or User EEPROM). When writing a value of 22h, data from the EEPROM byte with the addres specified in EEaddr is read and copied into the EEdata byte. (For Configuration EEPROM bytes (address 30h to 37h) and User EEPROM bytes (address 00h to2Ah)).									

#### 3.14.ID REGISTER

#### 28h - ID

This register holds the 4 bit Hardware Identification number (HID) and the 4 bit Version Identification number (VID). The ID can be used to monitor a hardware modification and the version in the production line. It is read only. Writing to this register has no effect.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
28h	ID	R		Н	ID			V	ID			
2011	Reset			Preconfigu	ıred Value		Preconfigured Value					
Bit	Symbol		Value				Description	Description				
7:4	HID	HID		Hardware	Identificati	on number						
3:0	VID		0 to 15	Version Id	dentification	number.						

#### 3.15. CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS

All Configuration EEPROM at addresses 2Bh and 30h to 37h are memorized in the EEPROM and mirrored in the RAM.

#### 3.15.1. EEPROM RESERVED

# 2Bh - EEPROM RESERVED

Read: Always readable. Write: Can be write-protected by password. It must not be overwritten.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Bh	EEPROM RESERVED	R/WP			RESER	VED (Must	not be ove	rwritten)		
	Default value on del	ivery	Preconfigured Value							
Bit	Symbol		Value			[	Description	1		
7:0	RESERVED		Preconfigured Value – It must not be overwritten.							

#### 3.15.2. EEPROM PASSWORD ENABLE REGISTER

After a Power up and the first refreshment of ~66 ms, the Password Enable value EEPWE is copied from the EEPROM. The default value preset on delivery is 00h.

# 30h - EEPROM Password Enable

Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
30h	EEPROM Password Enable	R/WP				EEP	PWE						
	Default value on de	livery	0	0	0	0	0	0	0	0			
Bit	Symbol		Value	Description									
			EEPROM Pass					ble					
7:0	EEPWE		0 to 254	Password function disabled.  When writing a value not equal 255, the password function is disabled.  – 00h is default value preset on delivery									
			<ul> <li>- 00h is default value preset on delivery</li> <li>Password function enabled.</li> <li>When writing a value of 255, the Password registers (21h to 20 used to enter the 32-bit Password.</li> </ul>					21h to 24h)	can be				

#### 3.15.3. EEPROM PASSWORD REGISTERS

After a Power up and the first refreshment of ~66 ms, the EEPROM Password values EEPW 0 to EEPW 3 are copied from the EEPROM. The default values preset on delivery are 00h.

#### 31h - EEPROM Password 0

Bit 0 to 7 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
31h	EEPROM Password 0	WP				EEPW	0 [7:0]			
	Default value on del	ivery	0	0	0	0	0	0	0	0
Bit	Symbol		Value				Description	1		
7:0	EEPW 0 [7:0]		00h to FFh	Bit 0 to 7	from 32-bit	EEPROM F	Password			

#### 32h - EEPROM Password 1

Bit 8 to 15 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
32h	EEPROM Password 1	WP				EEPW	1 [15:8]			
	Default value on de	livery	0	0	0	0	0	0	0	0
Bit	Symbol		Value Description							
7:0	EEPW 1 [15:8]		00h to FFh Bit 8 to 15 from 32-bit EEPROM Password							

#### 33h - EEPROM Password 2

Bit 16 to 23 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
33h	EEPROM Password 2	WP				EEPW 2	2 [23:16]			
	Default value on de	ivery	0	0	0	0	0	0	0	0
Bit	Symbol		Value			I	Description	1		
7:0	EEPW 2 [23:16]		00h to FFh Bit 16 to 23 from 32-bit EEPROM Password						_	

#### 34h - EEPROM Password 3

Bit 24 to 31 from 32-bit EEPROM Password. Write only. It can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
34h	EEPROM Password 3	WP				EEPW 3	3 [31:24]			
	Default value on del	ivery	0 0 0 0 0 0 0					0		
Bit	Symbol		Value			I	Description	1		
7:0	EEPW 3 [31:24]		00h to FFh Bit 24 to 31 from 32-bit EEPROM Password							

# 3.15.4. EEPROM CLKOUT REGISTER

# 35h - EEPROM Clkout

A programmable square wave output is available at CLKOUT pin. Operation is enabled by the CLKOE bit (see PROGRAMMABLE CLOCK OUTPUT). Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit	
25h	EEPROM Clkout	R/WP	CLKOE	CLKSY	-	-	PORIE		FD		
35h	Default value on de	livery	1	1	0	0	0	0	0	(	
Bit	Symbol		Value				Description	n			
				CLKOUT	Enable bit	(see PRO	GRAMMAB	LE CLOCK	(OUTPUT)		
7	CLKOE		0	The CLK	OUT pin is	LOW.			·		
•	OLKOL		1	The clock delivery	output sig	nal on CLK	OUT pin is	enabled. –	Default val	ue on	
			CLKOUT Synchronized enable/disable (see SYNCHRONIZED ENABLE/DISA								
6	CLKCK		0 Disabled								
6	CLKSY		0 Disabled Enables the Synchronized enable/disable (by CLKOE) of the CLKOU frequency. – Default value on delivery								
5:4			frequency. – Default value on delivery								
5.4	-										
			Power On Reset Interrupt Enable bit (see POWER ON RESET INTERRUPT FUNCTION)								
3	PORIE		No interrupt signal is generated on INT pin when a Power On Reset of or the signal is cancelled on INT pin. – Default value on delivery								
			_								
			1	cancellati		ea untii the	PORF flag	is cleared	to 0 (no au	omatic	
2:0	FD		000 to	CI KOUT	Frequency	/ Selection	(see CLKO	UT FREQU	JENCY SEI	FCTIC	
			111	02.1001			(000 02:10				
FD	CLKO	UT Freque	ency Selec	tion		Effec	when 1 is	written to	the RESE	Γbit	
000	32.768 kHz – Defai	ult value oi	n delivery		No	o effect					
001	8192 Hz <sup>(1)</sup>				No	o effect					
010	1024 Hz <sup>(1)</sup>				CI	LKOUT goe	es LOW				
011	64 Hz <sup>(1)</sup>				CI	LKOUT goe	es LOW				
100	32 Hz <sup>(1)</sup>	CLKOUT goes LOW									
101	1 Hz <sup>(1)</sup>				CI	LKOUT goe	es LOW				
110	Predefined periodic	countdow	n timer inte	errupt (1) (2)	CI	LKOUT goe	es LOW				
111	CLKOUT = LOW				No	o effect					

<sup>(2)</sup> CLKSY bit has no effect.

#### 3.15.5. EEPROM OFFSET REGISTER

The registers EEPROM Offset and EEPROM Backup hold the EEOffset value to digitally compensate the initial frequency deviation of the 32.768 kHz oscillator or for aging adjustment (see FREQUENCY OFFSET CORRECTION).

Caution: Bit EEOffset [0] is in the EEPROM BACKUP REGISTER.

#### 36h - EEPROM Offset

This register holds the upper 8 bits of the EEOffset value. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
204	EEPROM Offset	R/WP				EEOffs	set [8:1]			
36h	Default value on de	livery	0 0 0 0 0 0 0							0
Bit	Symbol		Value Description							
7:0	EEOffset [8:1]		00h to FFh	EEOffset deviation ppm. The	defines cor of 0.9537 p value of 0.	opm, the ma 9537 ppm i	value. ses in steps aximum ran is based on DRRECTIO	ge is from + a nominal :	+243.2 ppm	to -244.1

## 3.15.6. EEPROM BACKUP REGISTER

# 37h - EEPROM Backup

This register is used to control the switchover function and the trickle charger and it holds bit 0 (LSB) of the EEOffset value. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
37h	EEPROM Backup	R/WP	EEOffset [0]	BSIE	TCE	FEDE	В	SM	тс	R		
3711	Default value on del	ivery	0	0	0	1	0	0	0	0		
Bit	Symbol		Value		Description							
7	EEOffset [0]		0 to 1	EEOffset deviation ppm. The	Bit 0 of the EEOffset [8:0] value.  EEOffset defines correction pulses in steps. Each pulse introduces a deviation of 0.9537 ppm, the maximum range is from +243.2 ppm to -24 ppm. The value of 0.9537 ppm is based on a nominal 32.768 kHz clock (see FREQUENCY OFFSET CORRECTION).							
6	BSIE	0	AUTOMATOMATOMATOMATOMATOMATOMATOMATOMATOMA	TOMATIC TIC BACKU upt signal is er occurs or upt signal is	P SWITCH generated the signal generated	WITCHOV OVER INTI on INT pin is cancelled on INT pin	ER FUNCT ERRUPT For the service when an Arrow when an Arrow when an Arrow ERROW ERRO	UNCTION) utomatic Ba n.– Default v utomatic Ba	value on ckup			
			1	(no autor	natic cancel	lation).			F flag is cle	ared to 0		
_	T05			1	kle Charger		`	(LE CHAR	GER)			
5	TCE		0	Enabled	<ul> <li>Default va</li> </ul>	alue on deli	very					
4	FEDE	0	AUTOMA  Disabled.  FEDE sh  When the Switchov slew rate power su	TTOMATIC FIC BACKU ould always FEDE bit is er function i typically big	Fast Edge Detection Enable bit TOMATIC BACKUP SWITCHOVER FUNCTION and TIC BACKUP SWITCHOVER INTERRUPT FUNCTION)  ould always be set to 1. FEDE bit is 1, the Fast Edge Detection for the Automatic er function is enabled. A voltage with a rising or falling edg typically bigger than 7 V/ms can be recorded correctly on oply pin and the Automatic Backup Switchover function is							
3:2	BSM		(see AL AUTOMA' by setting to disabled. should be Enables to Switchov Standby and does up again Enables to	BUTOMATIC ITIC BACKU om the EEPI the BSM fie er Disabled Used when e connected the Direct S er when V <sub>DI</sub> Mode. Whe not draw a from main s the Level Sv	ackup Swit BACKUP S P SWITCH ROM, the u Id to 00 or 2 CONDI The auton i only one p i to ground. by CVBACKUP. In VDD < VBACKUP. TO YDD CVBACKUP. TO YD CVBACKUP. TO YDD CVBACKUP. TO YD	chover Moc WITCHOV OVER INTI ser has to o 10 (see rou: TIONS) natic backu power suppl — Default v ode (DSM).	de ER FUNCT ERRUPT F  disable the tine in EEP  p switchove y is availab ralue on del  vice enters ckup source	ION and UNCTION) Backup Swi ROM READ or function is le (V <sub>DD</sub> ). V <sub>B</sub> ,	MACKUP pin  mode powered			
1:0	TCR	00 01 10 11	Trickle C	Charger Seri kΩ – Defau kΩ kΩ	es Resista	nce (see TF			223.17			

## **Extreme Low Power Real-Time Clock Module**

RV-3028-C7

EEOffset [8:0] value (9 bits):

EEOffset [8:0]	EEOffset correction value in decimal	Correction pulses in steps	CLKOUT frequency correction in ppm <sup>(*)</sup>
011111111	255	255	243.187
011111110	254	254	242.233
:	:	:	:
00000001	1	1	0.954
000000000 (default)	0	0	0.000
111111111	511	-1	-0.954
111111110	510	-2	-1.907
:	:	:	:
100000001	257	-255	-243.187
100000000	256	-256	-244.141

<sup>(\*)</sup> Each correction pulse corresponds to 1 /  $(32768 \times 32) = 0.9537$  ppm.

## 3.16.USER EEPROM

## 00h - 2Ah - User EEPROM

43 Bytes of User EEPROM for general purpose storage are provided. Read: Always readable. Write: Can be write-protected by password.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h to 2Ah	User EEPROM	R/WP			43 Bytes	of non-vol	atile User E	EPROM		

## 3.17. MANUFACTURER EEPROM

## 2Ch - 2Fh and 38h to 3Fh - Manufacturer EEPROM

This registers are Protected. Not readable, but normal address pointer incrementing.

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Ch to 2Fh	EEPROM RESERVED	Prot.		4	Bytes of n	on-volatile l	Manufactur	er EEPROM	Л	
38h to 3Fh	EEPROM RESERVED	Prot.		8	Bytes of n	on-volatile l	Manufactur	er EEPROM	Л	

The frequency deviation measured at CLKOUT pin can be compensated by computing the correction value EEOffset and writing it into the EEPROM Offset and EEPROM Backup registers (see FREQUENCY OFFSET CORRECTION).

# 3.18. REGISTER RESET VALUES SUMMARY

Reset values; RAM, Address 00h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit
00h	Seconds	R/WP	0	0	0	0	0	0	0	0
01h	Minutes	R/WP	0	0	0	0	0	0	0	0
02h	Hours (24h / 12h)	R/WP	0	0	0	0	0	0	0	0
03h	Weekday	R/WP	0	0	0	0	0	0	0	0
04h	Date	R/WP	0	0	0	0	0	0	0	1
05h	Month	R/WP	0	0	0	0	0	0	0	1
06h	Year	R/WP	0	0	0	0	0	0	0	0
07h	Minutes Alarm	R/WP	1	0	0	0	0	0	0	0
08h	Hours Alarm (24h / 12h)	R/WP	1	0	0	0	0	0	0	0
09h	Weekday Alarm / Date Alarm	R/WP	1	0	0	0	0	0	0	0
0Ah	Timer Value 0	R/WP	0	0	0	0	0	0	0	0
0Bh	Timer Value 1	R/WP	0	0	0	0	0	0	0	0
0Ch	Timer Status 0	R	0	0	0	0	0	0	0	0
0Dh	Timer Status 1 shadow	R	0	0	0	0	0	0	0	0
0Eh	Status	R/WP	1 → 0	0	0	0	0	0	Х	1
0Fh	Control 1	R/WP	0	0	0	0	0	0	0	0
10h	Control 2	R/WP	0	0	0	0	0	0	0	0
11h	GP Bits	R/WP	0	0	0	0	0	0	0	0
12h	Clock Int. Mask	R/WP	0	0	0	0	0	0	0	0
13h	Event Control	R/WP	0	0	0	0	0	0	0	0
14h	Count TS	R	0	0	0	0	0	0	0	0
15h	Seconds TS	R	0	0	0	0	0	0	0	0
16h	Minutes TS	R	0	0	0	0	0	0	0	0
17h	Hours TS	R	0	0	0	0	0	0	0	0
18h	Date TS	R	0	0	0	0	0	0	0	0
19h	Month TS	R	0	0	0	0	0	0	0	0
1Ah	Year TS	R	0	0	0	0	0	0	0	0
1Bh	UNIX Time 0	R/WP	0	0	0	0	0	0	0	0
1Ch	UNIX Time 1	R/WP	0	0	0	0	0	0	0	0
1Dh	UNIX Time 2	R/WP	0	0	0	0	0	0	0	0
1Eh	UNIX Time 3	R/WP	0	0	0	0	0	0	0	0
1Fh	User RAM 1	R/WP	0	0	0	0	0	0	0	0
20h	User RAM 2	R/WP	0	0	0	0	0	0	0	0
21h	Password 1	W	0	0	0	0	0	0	0	0
22h	Password 2	W	0	0	0	0	0	0	0	0
23h	Password 3	W	0	0	0	0	0	0	0	0
24h	Password 4	W	0	0	0	0	0	0	0	0
25h	EEPROM Addr.	R/WP	0	0	0	0	0	0	0	0
26h	EEPROM Data	R/WP	Χ	Х	Х	Х	Х	Х	Х	X
27h	EEPROM Com.	0	0	0	0	0	0	0	0	
28h	ID	R Preconfigured Value Preconfigured Value								
29h and 2Ah	Non-existing	Non-existing RAM address (will be skipped by address pointer)								
2Ch to 2Fh	RESERVED	RVED Prot. RESERVED (not readable, but normal address pointer incrementing)								
38h to 3Fh	RESERVED	RESERVED Prot. RESERVED (not readable, but normal address pointer incrementing)								

## **Extreme Low Power Real-Time Clock Module**

RV-3028-C7

# Default values on delivery; Configuration EEPROM with RAM mirror, Address 2Bh and 30h to 37h:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Bh	EEPROM RESERVED	R/WP	0	0	0	0	0	0	0	0
30h	EEPROM PW Enable	R/WP	0	0	0	0	0	0	0	0
31h	EEPROM Password 0	WP	0	0	0	0	0	0	0	0
32h	EEPROM Password 1	WP	0	0	0	0	0	0	0	0
33h	EEPROM Password 2	WP	0	0	0	0	0	0	0	0
34h	EEPROM Password 3	WP	0	0	0	0	0	0	0	0
35h	EEPROM Clkout	R/WP	1	1	0	0	0	0	0	0
36h	EEPROM Offset	R/WP	0	0	0	0	0	0	0	0
37h	EEPROM Backup	R/WP	0	0	0	1	0	0	0	0

# Default values on delivery; User EEPROM, Address 00h to 2Ah:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00h to 2Ah	User EEPROM (43 Bytes)	R/WP				00	Dh			

# Default values on delivery; Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh:

Address	Function	Conv.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2Ch to 2Fh	EEPROM RESERVED	Prot				X	Xh			
38h to 3Fh	EEPROM RESERVED	Prot	XXh							
X = not defined										

RV-3028-C7 reset values after power on (RAM) and default values on delivery (EEPROM):

## RAM, reset values:

Time (hh:mm:ss) = 00:00:00 Date (YY-MM-DD) = 00-01-01

Weekday = 0

Hour mode = 24 hour mode (0 to 23)Count TS = 0 (read only)Time TS (hh:mm:ss) = 00:00:00 (read only)Date TS (YY-MM-DD) = 00-00-00 (read only)

UNIX Time = 00000000h

Alarm function = disabled, weekday is selected

Timer function = disabled, Timer Frequency = 4096 Hz, Single Mode selected

Update function = Second update is selected

Ext. Event function = LOW level is regarded as External Event on pin EVI,

filtering on EVI pin disabled, first event recorded is enabled

Time Stamp function disabled, Ext. Event selected, Time Stamp overwrite disabled,

Time Stamp Reset disabled

EEPROM Memory Refresh = enabled Reset function = disabled Interrupts = disabled

EEbusy status bit =  $1 \rightarrow 0$  (1 for the time of ~66 ms, then it is cleared to 0 automatically) EVF Flag = 0 or 1 (0 if High level is detected on EVI pin; 1 if Low level is detected)

PORF Flag = 1 (can be cleared by writing 0 to the bit)

Int. Controlled Clock = disabled, no interrupt selected Password = 00000000h (write only)

EEPROM Address = 00h EEPROM Data = XXh

EEPROM Commands = 00h (first command) (write only)

ID = Preconfigured Value (read only)

General Purpose Bits = 0 (7 bits) User RAM 1, 2 = 00h (2 bytes)

#### Configuration EEPROM with RAM mirror, default values on delivery:

EEPROM RESERVED = Preconfigured Value (must not be overwritten)

EEPROM Password Enable = disabled

EEPROM Password = 00000000h (write only)

CLKOUT = enabled, synchronization enabled, F = 32.768 kHz

Power On Reset Interrupt = disabled EEOffset value = 0 (9 bits)

Backup Switchover = disabled, interrupt disabled, Fast Edge Detection enabled

Trickle charger = disabled,  $TCR = 1 k\Omega$  selected

## User EEPROM, default values on delivery:

User EEPROM (43 Bytes) = 00h

# Manufacturer EEPROM, Address 2Ch to 2Fh and 38h to 3Fh, default values on delivery:

EEPROM RESERVED = XXh (protected)

## 4. DETAILED FUNCTIONAL DESCRIPTION

## 4.1. POWER ON RESET (POR)

The power on reset (POR) is generated at start-up (see POWER ON AC ELECTRICAL CHARACTERISTICS). All RAM registers including the Counter Registers are initialized to their reset values and the Configuration EEPROM registers with the RAM mirror registers are set to their preset default values. At power up a refresh of the RAM mirror values by the values in the Configuration EEPROM is automatically generated. The time of this first refreshment is ~66 ms. The EEbusy bit in the Status register (0Eh) can be used to monitor the status of the refreshment (see REGISTER RESET VALUES SUMMARY).

The Power On Reset Flag PORF indicates the occurrence of a voltage drop of the internal power supply voltage below  $V_{POR}$  threshold needed to cause the generation of the device POR. A PORF value of 1 indicates that the voltage had dropped below the threshold level  $V_{POR}$  and that the time information is corrupted. The value 1 is retained until a 0 is written by the user.

When PORIE bit (EEPROM 35h) is set and the PORF flag was cleared beforehand, an interrupt signal on  $\overline{\text{INT}}$  pin can be generated when a Power On Reset occurs (see POWER ON RESET INTERRUPT FUNCTION).

#### 4.2. AUTOMATIC BACKUP SWITCHOVER FUNCTION

#### **Basic Hardware Definitions:**

- The RV-3028-C7 has two power supply pins.
  - o V<sub>DD</sub> is the main power supply input pin.
  - $\circ$   $V_{BACKUP}$  is the backup power supply input pin.
- V<sub>DDSW</sub> is the backup switchover threshold voltage. The typical value is 2.0 V.
- A debounce logic provides a 122  $\mu$ s 183  $\mu$ s debounce time  $t_{DEB}$ , which will filter  $V_{DD}$  oscillation when the backup switchover will switch back from  $V_{BACKUP}$  to  $V_{DD}$ .
- The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled. – Default value on delivery

#### **Switchover Modes:**

The RV-3028-C7 has four backup switchover modes. The desired mode can be selected by the BSM field in the Configuration EEPROM, see EEPROM BACKUP REGISTER:

- BSM = 00. Backup switchover disabled (default value on delivery), see SWITCHOVER DISABLED.
- BSM = 01. Direct Switching Mode (DSM): when  $V_{DD} < V_{BACKUP}$ , switchover occurs from  $V_{DD}$  to  $V_{BACKUP}$  without requiring  $V_{DD}$  to drop below  $V_{DDSW}$ , see DIRECT SWITCHING MODE (DSM).
- BSM = 10. Standby mode: when  $V_{DD} < V_{BACKUP}$  (backup battery charged, no  $V_{DD}$ ), the device enters the standby mode and draw any current from the backup source, see STANDBY MODE.
- BSM = 11. Level Switching Mode (LSM): when  $V_{DD} < V_{BACKUP}$  AND  $V_{DD} < V_{DDSW}$  (AND  $V_{BACKUP} > V_{DDSW}$ ), switchover occurs from  $V_{DD}$  to  $V_{BACKUP}$ , see LEVEL SWITCHING MODE (LSM).

#### **Function Overview:**

When a valid backup switchover condition occurs (direct or level switching mode) and the internal power supply switches to the V<sub>BACKUP</sub> voltage (VBACKUP Power state) the following sequence applies:

- The Backup Switch Flag BSF is set and, if BSIE bit is 1 (EEPROM 37h), an interrupt will be generated on INT pin and remains as long as BSF is not cleared to 0. If BSIE is 0 no interrupt will be generated (see AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION).
- The I<sup>2</sup>C-bus interface is automatically disabled (high impedance) and reset.
- EVI input remains active for interrupt generation, interrupt driven clock output and time stamp function
- CLKOUT pin is held LOW during VBACKUP Power state.
- The interrupt output pin  $\overline{\text{INT}}$  remains active in VBACKUP Power state for any previously configured interrupt condition.
- Going into VBACKUP Power state can be used as a time stamp condition (see TIME STAMP FUNCTION).
- The backup switchover condition can also be used to enable the clock output on CLKOUT pin automatically, when again in VDD Power state (see AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION).

The Backup Switch Flag BSF can be cleared using the  $I^2$ C-bus interface as soon as the circuit resumes from VBACKUP Power state and switched back to  $V_{DD}$ .

Note: After the device has switched back from VBACKUP Power state to VDD Power state the I<sup>2</sup>C interface has to be reinitialized by sending a STOP followed by a START (see also I<sup>2</sup>C-BUS IN SWITCHOVER CONDITION).

## 4.2.1.SWITCHOVER DISABLED

The automatic backup switchover function is disabled when the BSM field (EEPROM 37h) is set to 00 (default value on delivery). Used when only one power supply is available.

- The power supply is applied on V<sub>DD</sub> pin.
- $V_{BACKUP}$  pin must be tied to  $V_{SS}$  with a 10 k $\Omega$  resistor.
- The battery flag BSF is always logic 0.

# 4.2.2.DIRECT SWITCHING MODE (DSM)

This mode is selected with BSM = 01 (EEPROM 37h).


- If  $V_{DD} > V_{BACKUP}$  the internal power supply is  $V_{DD}$ .
- If V<sub>DD</sub> < V<sub>BACKUP</sub> the internal power supply is V<sub>BACKUP</sub>.

The Direct Switching Mode is useful in systems where  $V_{DD}$  is higher than  $V_{BACKUP}$  at all times (for example,  $V_{DD}$  = 5.0 V,  $V_{BACKUP}$  = 3.5 V). If the  $V_{DD}$  and  $V_{BACKUP}$  values are similar (for example,  $V_{DD}$  = 3.3 V,  $V_{BACKUP} \ge 3.0$ V), the Direct Switching Mode is not recommended.

In Direct Switching Mode, the power consumption is reduced compared to the Level Switching Mode (LSM) because the monitoring of  $V_{BACKUP}$  and  $V_{DDSW}$  is not performed (typical  $I_{VDD:DIRECT} = 75$  nA).

Note that the circuit needs in worst case 2 ms to react when the mode is changed from Standby Mode or Backup Switchover Disabled to DSM.

Backup switchover in Direct Switching Mode and with Backup Switchover Interrupt enabled with BSIE = 1 (EEPROM 37h):



#### 4.2.3.STANDBY MODE

When the device is first powered up from the backup supply ( $V_{BACKUP}$ ) but without a main supply ( $V_{DD}$ ), the device automatically enters the Standby Mode. In Standby Mode the device does not draw any power from the backup source until the device is powered up from the main power supply  $V_{DD}$ .

It is also possible to enter into Standby Mode when the device is already supplied by the main power supply  $V_{DD}$  and a backup supply  $V_{BACKUP}$  is connected. To enter the Standby Mode, the BSM field (EEPROM 37h) has to be set logic 10. Then the main power supply  $V_{DD}$  must be removed. As a result of it, the device enters the Standby Mode and does not draw any current from the backup supply before it is powered up again from main supply  $V_{DD}$  and set to a switchover mode.

## 4.2.4.LEVEL SWITCHING MODE (LSM)


This mode is selected with BSM = 11 (EEPROM 37h).

- If  $V_{DD} > V_{BACKUP}$  OR  $V_{DD} > V_{DDSW}$ , the internal power supply is  $V_{DD}$ .
- If V<sub>DD</sub> < V<sub>BACKUP</sub> AND V<sub>DD</sub> < V<sub>DDSW</sub> (AND V<sub>BACKUP</sub> > V<sub>DDSW</sub>), the internal power supply is V<sub>BACKUP</sub>.

In Level Switching Mode, the power consumption is increased compared to the Direct Switching Mode (DSM) because of the monitoring of  $V_{BACKUP}$  and  $V_{DDSW}$  (typical  $I_{VDD:LEVEL}$  = 95 nA). See also typical characteristics in level switching mode in section OPERATING PARAMETERS.

Note that the circuit needs in worst case 15.625 ms to react when the mode is changed from Standby Mode or Backup Switchover Disabled to LSM.


Backup switchover in Level Switching Mode and with Backup Switchover Interrupt enabled with BSIE = 1 (EEPROM 37h):



#### 4.3. TRICKLE CHARGER

The device supporting the  $V_{BACKUP}$  pin include a trickle charging circuit which allows a battery or supercapacitor connected to the  $V_{BACKUP}$  pin to be charged from the power supply connected to the  $V_{DD}$  pin. The circuit of the Trickle Charger is shown in the following Figure. The Trickle Charger is enabled with bit TCE (EEPROM 37h). The series current limiting resistor is selected by the TCR field (EEPROM 37h) as shown in the Figure (default value on delivery is 1 k $\Omega$ ). A schottky diode, with a typical voltage drop of 0.25 V, is inserted in the charging path.

Trickle Charger:



The trickle charger is disabled when the device is in VBACKUP Power state.

#### 4.4. PROGRAMMABLE CLOCK OUTPUT

Six different frequencies or the countdown timer interrupt signal can be output on CLKOUT pin, the signal selection is done in the FD field (EEPROM 35h).

- 32.768 kHz, direct from Xtal oscillator, not tuned.
- 8192 Hz, 1024 Hz, 64 Hz, 32 Hz, 1 Hz; divided Xtal oscillator frequencies, digitally tuned according to the oscillator offset value EEOffset (EEPROM 36h and 37h).
- Timer interrupt is controlled by the Countdown Timer Control Registers and the Control 1 register.

The initial original clock signal (32.768 kHz) is initiated for switching on/off at his negative edge, a subsequently selected clock signal is taking over on his negative edge by controlling bits CLKF, CLKOE and FD field, in-between CLKOUT is tied to  $V_{SS}$ .

CLKOUT is tied to V<sub>SS</sub> in VBACKUP Power state independent of the CLKOUT configuration settings.

The frequency output can be controlled directly via the I<sup>2</sup>C-bus interface commands (normal operation) or can be interrupt driven to allow waking up an external system by supplying a clock.

At POR the synchronization function is active since the bit CLKSY is set to 1 (default), the 32.768 kHz frequency is output to CLKOUT pin since the bit CLKOE is set to 1 (default) and FD field is set to 000 (default). Hint: These are the default values on delivery, stored in the Configuration EEPROM with RAM mirror. To customize these POR values, the user can change the values in the Configuration EEPROM.

#### 4.4.1.CLKOUT FREQUENCY SELECTION

A programmable square wave is available at pin CLKOUT. Operation is controlled by the FD field (EEPROM 35h). Frequencies from 32.768 kHz (Default value on delivery) to 1 Hz and countdown timer interrupt can be generated for use as a system clock, microcontroller clock, input to a charge pump, or for calibration of the crystal oscillator.

Pin CLKOUT is a push-pull output that is enabled at power on (Default value on delivery). CLKOUT can be disabled by setting CLKOE bit to 0 or FD field to 111. When disabled, the CLKOUT pin is LOW.

The RESET bit function can affect the CLKOUT signal depending on the selected frequency. When 1 is written to the RESET bit and the CLKOUT is enabled, the CLKOUT pin goes LOW for the frequencies 1024 Hz to 1 Hz (for more details, see RESET BIT FUNCTION).

## **CLKOUT Frequency Selection:**

FD	CLKOUT Frequency Selection	When 1 is written to the RESET bit
000	32.768 kHz –Default value on delivery	No effect
001	8192 Hz <sup>(1)</sup>	No effect
010	1024 Hz <sup>(1)</sup>	CLKOUT goes LOW
011	64 Hz <sup>(1)</sup>	CLKOUT goes LOW
100	32 Hz <sup>(1)</sup>	CLKOUT goes LOW
101	1 Hz <sup>(1)</sup>	CLKOUT goes LOW
110	Predefined periodic countdown timer interrupt (1) (2)	CLKOUT goes LOW
111	CLKOUT = LOW	No effect

<sup>(1) 8192</sup> Hz to 1 Hz clock pulses and the timer interrupt pulses can be affected by correction pulses (see FREQUENCY OFFSET CORRECTION).

### 4.4.2.NORMAL CLOCK OUTPUT

Writing bit CLKOE to 1 will drive the selected frequency on CLKOUT, writing CLKOE to 0 will clear the selected frequency on CLKOUT.

# 4.4.3.INTERRUPT CONTROLLED CLOCK OUTPUT

Writing 1 to CLKIE the occurrence of the selected interrupt condition allows frequency output on CLKOUT. This function allows waking up an external system by outputting a clock.

Writing 0 to CLKIE will disable new interrupts from driving frequencies on CLKOUT, but if there is already an active interrupt driven frequency output (CLKF flag is set), the active frequency output will not be stopped. Writing the CLKF flag to 0 will clear the flag and frequency output will stop. Normal and Interrupt controlled clock output can be activated concurrently.

<sup>(2)</sup> CLKSY bit has no effect.


### 4.4.4.SYNCHRONIZED ENABLE/DISABLE

The enabled Synchronized CLKOUT Enable/Disable function (CLKSY = 1) consists of two sub-functions.

- Synchronized CLKOUT enable. For enabling clock output on CLKOUT pin the internal first negative clock edge of the selected clock source (FD field) is detected after CLKF or CLKOE are set.
- Synchronized CLKOUT disable. Clock output on CLKOUT will be disabled at the next negative clock edge of the selected clock source (FD field) after both CLKF and CLKOE are cleared and after the I<sup>2</sup>C-bus interface stop condition. When disabled, CLKOUT is tied to V<sub>SS</sub>.

  (CLKF and CLKOE = 0 → disable condition → next negative clock edge → CLKOUT driven to V<sub>SS</sub>)

Synchronized CLKOUT Enable/Disable times (CLKSY = 1):




Hint: Glitch free frequency change on CLKOUT requires clearing flag CLKF and bit CLKOE to 0 before the new clock is selected in FD field.

(CLKF and CLKOE = 0  $\rightarrow$  disable condition  $\rightarrow$  next negative clock edge  $\rightarrow$  CLKOUT driven to V<sub>SS</sub>  $\rightarrow$  FD field selection  $\rightarrow$  CLKF and/or CLKOE = 1  $\rightarrow$  enable condition  $\rightarrow$  next negative clock edge)

## 4.4.5.CLOCK OUTPUT SCHEME


Complete frequency output scheme:



- (1) See INTERRUPT SCHEME.
  - Note that, when EIE is set and the flag EVF was cleared, the internal signal EI is generated when an External Event on EVI pin occurs, or when an Automatic Backup Switchover occurs when TSS and TSE are set to 1.
- (2) Default value on delivery for CLKOE and CLKSY (EEPROM 35h).
- (3) For the timer interrupt signal TI, the CLKSY bit has no effect.
- (4) When a frequency is enabled and the RTC module is in VBACKUP Power state, CLKOUT pin is LOW. When again in VDD Power state, CLKOUT pin outputs the frequency.

#### 4.5. SETTING AND READING THE TIME

Data flow and data dependencies starting from the 1 Hz clock tick:




During read/write operations, all clock and calendar registers (00h to 06h) are blocked for 950 ms second. The clock counter increment (1 Hz tick) is inhibited during  $I^2C$  access to the RV-3028-C7 to allow coherent data values. A counter increment (maximum one 1 Hz tick) occurring during inhibition time is memorized and will be realized after the  $I^2C$  stop condition.

Exception: If during the inhibition time the Seconds register was written by an I<sup>2</sup>C command the prescaler from 4096 Hz to 1 Hz will be reset. Resetting the prescaler will have an influence on the length of the current clock period on all subsequent peripherals (clock and calendar, CLKOUT, timer clock, update timer clock, UNIX clock, EVI input filter). Writing to the Seconds register has the same effect as setting RESET bit to 1 (see RESET BIT FUNCTION).

When the read/write access has been terminated within 950 milliseconds (t < 950 ms), the time circuit is deblocked immediately and any pending request to increment the time counters that occurred during a read access is correctly applied. Maximal one 1 Hz tick can be handled (see following Figure).

Access time for read/write operations:



Because of this method, it is very important to make a read or write access in one go, that is, setting or reading seconds through to years should be made in one single access. Failing to comply with this method could result in the time becoming corrupted.

#### 4.5.1.SETTING THE TIME

Advantage of register blocking during setting the time:

- Register blocking prevents faulty writing to the clock and calendar during an I<sup>2</sup>C write access (no incrementing of time registers during the write access).
- A possible 1 Hz tick occurring during the write access will be dropped.

The divider chain is reset whenever the Seconds register is written. This feature can be used to make a synchronized time setting. The other method is to use the RESET BIT FUNCTION.

## 4.5.2.READING THE TIME

Advantage of register blocking and memorization of one 1 Hz tick during reading the time:

- Register blocking prevents faulty reading of the clock and calendar during an I<sup>2</sup>C read access (no incrementing of time registers during the read access).
- After reading, one memorized 1 Hz tick can be handled. Clock and calendar are updated.
- No second reading is needed. The read data are coherent.

Hint: The UNIX Time counter does not know such register blocking (see UNIX TIME COUNTER).

#### 4.6. EEPROM READ/WRITE

### 4.6.1.POR REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read of all Configuration EEPROM registers at Power On Reset (POR):

At power up a refresh of the RAM mirror values by the values in the Configuration EEPROM is automatically generated (see REGISTER RESET VALUES SUMMARY). The time of this first refreshment is ~66 ms. The EEbusy bit in the register Status (0Eh) can be used to monitor the status of the refreshment.

## 4.6.2.AUTOMATIC REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read all Configuration EEPROM registers automatically:

- To keep the integrity of the configuration data, all data of the Configuration RAM are refreshed by the data in the Configuration EEPROM each 24 hours, at date increment (1 second before midnight).
- Refresh is only active when RV-3028-C7 is not in VBACKUP mode and not disabled by EERD (EEPROM Memory Refresh Disable) bit.

## 4.6.3.REFRESH (ALL CONFIGURATION EEPROM → RAM)

Read all Configuration EEPROM registers:

- Before starting to read the configuration stored in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- Then the actual configuration can be read from the Configuration EEPROM registers, writing the command 00h into the register EEcmd, and then the second command 12h into the register EEcmd will start the copy of the configuration into the RAM.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

#### 4.6.4.UPDATE (ALL CONFIGURATION RAM → EEPROM)

Write to all Configuration EEPROM registers:

- Before starting to change the configuration stored in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- Then the new configuration can be written into the configuration RAM registers, when the whole new configuration is in the registers, writing the command 00h into the register EEcmd, then the second command 11h into the register EEcmd will start the copy of the configuration into the EEPROM.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

## 4.6.5.READ ONE EEPROM BYTE (EEPROM → RAM-EEdata)

Read one EEPROM byte from Configuration EEPROM or User EEPROM registers:

- Before starting to read a byte in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.
- To read a single byte from EEPROM, the address to be read from is put in the EEaddr register, then the command 00h is written in the EEcmd register, then the second command 22h is written in the EEcmd register and the resulting byte can be read from the EEdata register.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

### 4.6.6. WRITE TO ONE EEPROM BYTE (RAM-EEdata → EEPROM)

Write to one EEPROM byte of the Configuration EEPROM or User EEPROM registers:

• Before starting to change data stored in the EEPROM, the auto refresh of the registers from the EEPROM has to be disabled by writing 1 into the EERD control bit.

## **Extreme Low Power Real-Time Clock Module**

RV-3028-C7

- To write a single byte to EEPROM, the address to be written to is put in the EEaddr register and the data to be written is put in the EEdata register, then the command 00h is written in the EEcmd register, then a second command 21h is written in the EEcmd register to start the EEPROM write.
- When the transfer is finished (EEbusy = 0), the user can enable again the auto refresh of the registers by writing 0 into the EERD bit in the Control 1 register.

#### 4.6.7.EEBUSY BIT

The set EEbusy status bit (bit 7 in the Status register 0Eh) indicates that the EEPROM is currently handling a read or write request and will ignore any further commands until the current one is finished. At power up a refresh is automatically generated. The time of this first refreshment is ~66 ms. After the refreshment is finished; EEbusy is cleared to 0 automatically. The cleared EEbusy status bit indicates that the EEPROM transfer is finished.

To prevent access collision between the internal automatic EEPROM refresh cycle (EERD = 0) and external EEPROM read/write access through interface the following procedures can be applied.

• Set EERD = 1 Automatic EEPROM Refresh needs to be disabled before EEPROM access.


Check for EEbusy = 0 Access EEPROM only if not busy.

Clear EERD = 0
 It is recommended to enable Automatic EEPROM Refresh at the end of read/write

access.

Write EEPROM
 Wait 10 ms after each written EEPROM register before checking for EEbusy = 0 to

allow internal data transfer.



Note: In VDD Power state a minimum voltage of  $V_{PROG} = 1.5 \text{ V}$  during the whole EEPROM write procedure is required; i.e. until EEbusy = 0.

#### 4.6.8.EEPROM READ/WRITE CONDITIONS

During a read/write of the EEPROM, if the  $V_{DD}$  supply drops, the device will continue to operate and communicate until a switchover to  $V_{BAT}$  occurs (in DSM or LSM mode). It is not recommended to operate during this time and all  $I^2C$  communication should be halted as soon as  $V_{DD}$  failure is detected.

During the time that data is being written to the EEPROM,  $V_{DD}$  should remain above the minimum programming voltage  $V_{PROG}$  = 1.5 V. If at any time  $V_{DD}$  drops below this voltage, the data written to the device get corrupted. To program the EEPROM, the backup switchover circuit must switch back to the main power supply  $V_{DD}$ . See also AUTOMATIC BACKUP SWITCHOVER FUNCTION.

## 4.7. USE OF THE CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS

The best practice method to use the Configuration EEPROM with RAM mirror registers at addresses 2Bh and 30h to 37h is to make all Configuration settings in the RAM first and then to update all Configuration EEPROMs by the Update command EEcmd = 11h, see UPDATE (ALL CONFIGURATION RAM  $\rightarrow$  EEPROM).

Edit the Configuration settings:

- 1. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 2. Disable automatic refresh (EERD = 1)
- 3. Edit Configuration settings (RAM)
  - a. For changing Password EEPW, see USER PROGRAMMABLE PASSWORD
- 4. Enter correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 5. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 6. Enable automatic refresh (EERD = 0)
- 7. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device

## 4.8. INTERRUPT OUTPUT

The interrupt pin  $\overline{\text{INT}}$  can be triggered by six different functions:

- PERIODIC COUNTDOWN TIMER INTERRUPT FUNCTION
- PERIODIC TIME UPDATE INTERRUPT FUNCTION
- ALARM INTERRUPT FUNCTION
- EXTERNAL EVENT FUNCTION
- AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION
- POWER ON RESET INTERRUPT FUNCTION

## **4.8.1.SERVICING INTERRUPTS**


The  $\overline{\text{INT}}$  pin can indicate six types of interrupts. It outputs the logic OR operation result of these interrupt outputs. When an interrupt is detected (when  $\overline{\text{INT}}$  pin produces a negative pulse or is at low level), the TF, UF, AF, EVF, BSF and PORF flags can be read to determine which interrupt event has occurred.

To keep  $\overline{\text{INT}}$  pin from changing to low level, clear the TIE, UIE, AIE, EIE and BSIE (EEPROM 37h) and PORIE (EEPROM 35h) bits. To check whether an event has occurred without outputting any interrupts via the  $\overline{\text{INT}}$  pin, software can read the TF, UF, AF, EVF, BSF and PORF interrupt flags (polling).

Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.


## **4.8.2.INTERRUPT SCHEME**

Interrupt Scheme (Part 1)



- (1) Only when all enabled alarm settings are matching. It is only on increment to a matched case that the Alarm Flag AF is set.
- (2) When bits TIE, UIE, AIE, EIE and BSIE (EEPROM 37h) and PORIE (EEPROM 35h) are disabled, pin INT remains high impedance.
- (3) See CLOCK OUTPUT SCHEME.

Interrupt Scheme (Part 2)



- (2) When bits TIE, UIE, AIE, EIE and BSIE (EEPROM 37h) and PORIE (EEPROM 35h) are disabled, pin INT remains high impedance.
- (3) See CLOCK OUTPUT SCHEME.

  Note that, when EIE is set and the flag EVF was cleared, the internal signal EI is generated when an External Event on EVI pin occurs, or when an Automatic Backup Switchover occurs when TSS and TSE are set 1.
- (4) Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.

#### 4.9. PERIODIC COUNTDOWN TIMER INTERRUPT FUNCTION

The Periodic Countdown Timer Interrupt function generates an interrupt event once or periodically at any period set from 244.14 µs to 4095 minutes.

If TRPT is set to 0 (default), Single Mode is selected. In Single Mode the counter will stop after reaching 0 and bit TE will be reset.

TRPT bit has to be set to 1 if periodic countdown is needed (Repeat Mode). In Repeat Mode the timer will be reloaded with the Timer Value from the Timer Value 0 and Timer Value 1 registers. This will repeat until TE is cleared or TRPT will be set to 0. In later case the countdown will stop when the timer reaches 0 for the next time and TE will be cleared. Loading the Timer Value with 0 stops the timer, interrupt is cleared and the flag TF is reset.


When starting the countdown timer for the first time, only the first period does not have a fixed duration. The amount of inaccuracy for the first timer period depends on the selected source clock (see FIRST PERIOD DURATION).

When an interrupt event is generated, the  $\overline{\text{INT}}$  pin goes to the low level and the TF flag is set to 1 to indicate that an event has occurred. The output on the  $\overline{\text{INT}}$  pin is only effective if the TIE bit in the Control 2 register is set to 1. The low-level output signal on the  $\overline{\text{INT}}$  pin is automatically cleared after the Auto reset time  $t_{\text{RTN1}}$ .  $t_{\text{RTN1}} = 122 \, \mu \text{s}$  (TD = 00) or  $t_{\text{RTN1}} = 7.813 \, \text{ms}$  (TD = 01, 10, 11).

When bit TIE is set to 1, the internal countdown timer interrupt pulse (TI) can be used to enable the clock output on CLKOUT pin automatically, when bits CTIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field. The interrupt pulses (TI) can even be used as CLKOUT frequency, when selecting 110 in the FD field (see CLOCK OUTPUT SCHEME).

#### 4.9.1.PERIODIC COUNTDOWN TIMER DIAGRAM

Diagram of the Periodic Countdown Timer Interrupt function: In Repeat Mode (TRPT = 1). Countdown Timer Signal on CLKOUT (CLKOE = 1 and FD = 110).



- 1 The Periodic Countdown Timer starts from the preset Timer Value when writing a 1 to the TE bit.

  The countdown is based on the Timer Clock Frequency. For Repeat Mode, TRPT has to be set to 1.
- When the count value reaches 000h, an interrupt event occurs. After the interrupt, when TRPT = 1, the counter is automatically reloaded with the preset Timer Value, and starts again the countdown.
- <sup>(3)</sup> When a Periodic Countdown Timer Interrupt occurs, the TF flag is set to 1.
- (4) The TF flag retains 1 until it is cleared to 0 by software.
- (5) If the TIE bit is 1 and a Periodic Countdown Timer Interrupt occurs, the INT and CLKOUT output pins go low.
- <sup>⑥</sup> The  $\overline{\text{INT}}$  and CLKOUT output pins remains LOW during the Auto reset time t<sub>RTN1</sub>, and then they are automatically cleared to 1. The TD field determines the Timer Clock Frequency and the Auto reset time t<sub>RTN1</sub>. t<sub>RTN1</sub> = 122 μs (TD = 00) or t<sub>RTN1</sub> = 7.813 ms (TD = 01, 10, 11).
- When a 0 is written to the TE bit, the Periodic Countdown Timer function is stopped and the INT and CLKOUT pins are cleared after the Auto reset time t<sub>RTN1</sub>.
- (8) If the INT and CLKOUT pins are LOW, their status do not change when the TF flag is cleared to 0.
- $^{\textcircled{9}}$  If the  $\overline{\mathsf{INT}}$  pin is LOW, its status changes as soon as the TIE bit value is cleared to 0.

### 4.9.2.USE OF THE PERIODIC COUNTDOWN TIMER INTERRUPT

The following registers, fields and bits are related to the Periodic Countdown Timer Interrupt and Automatic Clock output function:

- Timer Value 0 Register (0Ah) (see PERIODIC COUNTDOWN TIMER CONTROL REGISTERS)
- Timer Value 1 Register (0Bh) (see PERIODIC COUNTDOWN TIMER CONTROL REGISTERS)
- Timer Status 0 Register (0Ch) (see PERIODIC COUNTDOWN TIMER CONTROL REGISTERS)
- Timer Status 1 shadow Register (0Dh) (see PERIODIC COUNTDOWN TIMER CONTROL REGISTERS)
- TF flag (see CONFIGURATION REGISTERS, 0Eh Status)
- TRPT bit, TE bit and TD field (see CONFIGURATION REGISTERS, 0Fh Control 1)
- TIE bit (see CONFIGURATION REGISTERS, 10h Control 2)
- CTIE bit (see CONFIGURATION REGISTERS, 12h Clock Interrupt Mask)

For selecting Countdown Timer Signal for CLKOUT pin (CLKOE = 1 and FD = 110):

• CLKOE bit and FD field (see EEPROM CLKOUT REGISTER)

Prior to entering any timer settings for the Periodic Countdown Timer Interrupt, it is recommended to write a 0 to the TIE and TE bits to prevent inadvertent interrupts on  $\overline{\text{INT}}$  pin. When 1 is written to the RESET bit, the Periodic Countdown Timer Interrupt function is retarded. When the Periodic Countdown Timer Interrupt function is not used, one Timer Value register (0Ah) can be used as RAM byte. The Timer Clock Frequency selection field TD is used to set the countdown period (source clock) for the Periodic Countdown Timer Interrupt function (four settings are possible).

Procedure to use the Periodic Countdown Timer Interrupt function and Automatic Clock output function:

- 1. Initialize bits TE, TIE and TF to 0. In that order, to prevent inadvertent interrupts on INT pin.
- 2. Set TRPT bit to 1 if periodic countdown is needed (Repeat Mode).
- 3. Choose the Timer Clock Frequency and write the corresponding value in the TD field.
- 4. Choose the Countdown Period based on the Timer Clock Frequency, and write the corresponding Timer Value to the registers Timer Value 0 (0Ah) and Timer Value 1 (0Bh). See following table.
- 5. Set the TIE bit to 1 if you want to get a hardware interrupt on INT pin.
- Set CTIE bit to 1 to enable clock output when a timer interrupt occurs. See also CLOCK OUTPUT SCHEME.
- 7. Set the TIE and CLKOE bits to 1 and the FD field to 110 if you want to get the timer signal on CLKOUT.
- 8. Set the TE bit from 0 to 1 to start the Periodic Countdown Timer. The countdown starts at the rising edge of the SCL signal after Bit 0 of the Address 0Fh is transferred. See subsequent Figure that shows the start timing.


Countdown Period in seconds:

$$Countdown Period = \frac{Timer Value}{Timer Clock Frequency}$$

#### Countdown Period:


Timer Value		Countdov	vn Period	
(0Ah and 0Bh)	TD = 00 (4096 Hz)	TD = 01 (64 Hz)	TD = 10 (1 Hz)	TD = 11 (1/60 Hz))
0	-	-	-	-
1	244.14 µs	15.625 ms	1 s	1 min
2	488.28 µs	31.25 ms	2 s	2 min
:	:	:	:	:
41	10.010 ms	640.63 ms	41 s	41 min
205	50.049 ms	3.203 s	205 s	205 min
410	100.10 ms	6.406 s	410 s	410 min
2048	500.00 ms	32.000 s	2048 s	2048 min
:	;	:	:	:
4095 (FFFh)	0.9998 s	63.984 s	4095 s	4095 min

## General countdown timer behavior:



In this example, the Countdown Timer is in Repeat Mode (TRPT = 1) and it is assumed that the Timer Flag TF is cleared by software before the next countdown period expires.





#### 4.9.3.FIRST PERIOD DURATION

When the TF flag is set, it indicates that an interrupt signal on  $\overline{\text{INT}}$  is generated if this mode is enabled. See Section INTERRUPT OUTPUT for details on how the interrupt can be controlled.

When starting the timer for the first time, the first period has an uncertainty. The uncertainty is a result of the enable instruction being generated from the interface clock which is asynchronous from the Timer Clock Frequency. Subsequent timer periods do not have such deviation. The amount of deviation for the first timer period depends on the chosen Timer Clock Frequency, see following Table.

First period duration for Timer Value n<sup>(1)</sup>:

TD	Times Cleak Fraguency	First peri	Subsequent	
טו	Timer Clock Frequency	Minimum Period	Maximum Period	periods duration
00	4096 Hz	n * 244 µs	(n + 1) * 244 μs	n * 244 µs
01	64 Hz	n * 15.625 ms	(n +1) * 15.625 ms	n * 15.625 ms
10	1 Hz	n * 1 s	n * 1 s + 15.625 ms	n * 1 s
11	1/60 Hz	n * 60 s	n * 60 s + 15.625 ms	n * 60 s

At the end of every countdown, the timer sets the Periodic Countdown Timer Flag (bit TF in Status Register). Bit TF can only be cleared by command. When enabled, a pulse is generated at the interrupt pin  $\overline{\text{INT}}$ .

When reading the Timer Value (Timer Value 0 and Timer Value 1), the preset value is returned and not the actual value. The actual value of the Periodic Countdown Timer can be read in the registers Timer Status 0 and Timer Status 1.

#### 4.10. PERIODIC TIME UPDATE INTERRUPT FUNCTION


The Periodic Time Update Interrupt function generates an interrupt event periodically at the One-Second or the One-Minute update time, according to the selected timer source with bit USEL.

When an interrupt event is generated, the  $\overline{\text{INT}}$  pin goes to the low level and the UF flag is set to 1 to indicate that an event has occurred. The output on  $\overline{\text{INT}}$  pin is only effective if UIE bit in Control 2 register is set to 1. The low-level output signal on the  $\overline{\text{INT}}$  pin is automatically cleared after the Auto reset time  $t_{\text{RTN2}}$ .  $t_{\text{RTN2}}$  = 500 ms (Second update) or  $t_{\text{RTN2}}$  = 7.813 ms (Minute update).

When bit UIE is set to 1, the internal update interrupt pulse (UI) can be used to enable the clock output on CLKOUT pin automatically, when bits CUIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see CLOCK OUTPUT SCHEME).

### 4.10.1. PERIODIC TIME UPDATE DIAGRAM

Diagram of the Periodic Time Update Interrupt function:



- <sup>1</sup> A Periodic Time Update Interrupt event occurs when the internal clock value matches either the second or the minute update time. The USEL bit determines whether it is the Second or the Minute period with the corresponding Auto reset time t<sub>RTN2</sub>. t<sub>RTN2</sub> = 500 ms (Second update) or t<sub>RTN2</sub> = 7.813 ms (Minute update).
- <sup>2</sup> When a Periodic Time Update Interrupt occurs, the flag UF is set to 1.
- $^{ ext{@}}$  The UF flag retains 1 until it is cleared to 0 by software.
- If the UIE bit is 1 and a Periodic Time Update Interrupt occurs, the INT pin output goes low.
- <sup>(5)</sup> The  $\overline{\text{INT}}$  pin output remains low during the Auto reset time  $t_{RTN2}$ , and then it is automatically cleared to 1.
- 6 If the INT pin is low, its status does not change when the UF flag is cleared to 0.
- $^{\bigcirc}$  If the  $\overline{\text{INT}}$  pin is low, its status changes as soon as the UIE bit value is cleared to 0.

### 4.10.2. USE OF THE PERIODIC TIME UPDATE INTERRUPT

The following bits are related to the Periodic Time Update Interrupt and Automatic Clock output function:

- UF flag (see CONFIGURATION REGISTER, 0Eh Status)
- USEL bit (see CONFIGURATION REGISTER, 0Fh Control 1)
- UIE bit (see CONFIGURATION REGISTER, 10h Control 2)
- CUIE bit (see CONFIGURATION REGISTERS, 12h Clock Interrupt Mask)

Prior to entering any other settings, it is recommended to write a 0 to the UIE bit to prevent inadvertent interrupts on  $\overline{\text{INT}}$  pin. The Periodic Time Update Interrupt function cannot be fully stopped, but by writing a 0 in the UIE bit, it prevents the occurrence of a hardware interrupt on the  $\overline{\text{INT}}$  pin.

When 1 is written to the RESET bit (see CONFIGURATION REGISTER, 10h – Control 2) the divider chain is reset and the Periodic Time Update Interrupt will be retarded. The reset function only interrupts the Periodic Time Update Interrupt function but does not turn it off.

Procedure to use the Periodic Time Update Interrupt and Automatic Clock output function:

- 1. Initialize bits UIE and UF to 0.
- 2. Choose the timer source clock and write the corresponding value in the USEL bit.
- 3. Set the UIE bit to 1 if you want to get a hardware interrupt on INT pin.
- 4. Set CUIE bit to 1 to enable clock output when a time update interrupt occurs. See also CLOCK OUTPUT SCHEME.
- 5. The first interrupt will occur after the next event, either second or minute change.

#### 4.11. ALARM INTERRUPT FUNCTION


The Alarm Interrupt function generates an interrupt for alarm settings such as weekday/date, hour and minute settings.

When an interrupt event is generated, the  $\overline{\text{INT}}$  pin goes to the low level and the AF flag is set to 1 to indicate that an event has occurred. The output on the  $\overline{\text{INT}}$  pin is only effective if the AIE bit in the Control 2 register is set to 1.

When bit AIE is set to 1, the internal alarm interrupt signal (AI) can be used to enable the clock output on CLKOUT pin automatically, when bits CAIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see CLOCK OUTPUT SCHEME).

#### 4.11.1. ALARM DIAGRAM

Diagram of the Alarm Interrupt function:



- (1) A weekday/date, hour or minute alarm interrupt event occurs when all selected Alarm registers (AE\_x bits) match to the respective counters. The WADA bit determines whether it is the weekday or date.
- $^{ ilde{ ilde{Q}}}$  When an Alarm Interrupt event occurs, the AF flag is set to 1.
- The AF flag retains 1 until it is cleared to 0 by software.
- (4) If the AIE bit is 1 and an Alarm Interrupt occurs, the INT pin output goes low.
- (5) If the AIE value is changed from 1 to 0 while the INT pin output is low, the INT pin immediately changes its status. While the AF flag is 1, the INT status can be controlled by the AIE bit.
- $^{(6)}$  If the  $\overline{\text{INT}}$  pin is low, its status changes as soon as the AF flag is cleared from 1 to 0.
- If the AIE bit value is 0 when an Alarm Interrupt occurs, the  $\overline{\text{INT}}$  pin status does not go low.

#### 4.11.2. USE OF THE ALARM INTERRUPT

The following registers and bits are related to the Alarm Interrupt and Automatic Clock output function:

- Minutes Register (01h) (see CLOCK REGISTERS)
- Hours Register (02h) (see CLOCK REGISTERS)
- Weekday Register (03h) (see CALENDAR REGISTERS)
- Date Register (04h) (see CALENDAR REGISTERS)
- Minutes Alarm Register and AE M bit (07h) (see ALARM REGISTERS)
- Hours Alarm Register and AE H bit (08h) (see ALARM REGISTERS)
- Weekday/Date Alarm Register and AE WD bit (09h) (see ALARM REGISTERS)
- AF flag (see CONFIGURATION REGISTER, 0Eh Status)
- WADA bit (see CONFIGURATION REGISTERS, 0Fh Control 1)
- AIE bit (see CONFIGURATION REGISTERS, 10h Control 2)
- CAIE bit (see CONFIGURATION REGISTERS, 12h Clock Interrupt Mask)

Prior to entering any timer settings for the Alarm Interrupt, it is recommended to write a 0 to the AIE bit to prevent inadvertent interrupts on  $\overline{\text{INT}}$  pin. When 1 is written to the RESET bit, an Alarm Interrupt function event can be retarded. When the Alarm Interrupt function is not used, one Byte (07h) of the Alarm registers can be used as RAM byte. In such case, be sure to write a 0 to the AIE bit (if the AIE bit value is 1 and the Alarm register is used as RAM register,  $\overline{\text{INT}}$  may change to low level unintentionally).

Procedure to use the Alarm Interrupt and Automatic Clock output function:

- 1. Initialize bits AIE and AF to 0.
- 2. Choose weekday alarm or date alarm (weekday/date) by setting the WADA bit. WADA = 0 for weekday alarm or WADA = 1 for date alarm.
- 3. Write the desired alarm settings in registers 07h to 09h. The three alarm enable bits, AE\_M, AE\_H and AE\_WD, are used to select the corresponding register that has to be taken into account for match or not. See the following table.
- 4. Set CAIE bit to 1 to enable clock output when an alarm occurs. See also CLOCK OUTPUT SCHEME.
- 5. Set the AIE bit to 1 if you want to get a hardware interrupt on INT pin.

# Alarm Interrupt:

Α	Alarm enable bits		Alarm event
AE_WD	AE_H	AE_M	Alarm event
0	0	0	When minutes, hours and weekday/date match (once per weekday/date)
0	0	1	When hours and weekday/date match (once per weekday/date)
0	1	0	When minutes and weekday/date match (once per hour per weekday/date)
0	1	1	When weekday/date match (once per weekday/date)
1	0	0	When hours and minutes match (once per day)
1	0	1	When hours match (once per day)
1	1	0	When minutes match (once per hour)
1	1	1	All disabled – Default value

AE\_x bits (where x is WD, H or M)

AE\_x = 0: Alarm is enabled

 $AE_x = 1$ : Alarm is disabled – Default value

#### 4.12. EXTERNAL EVENT FUNCTION

The External Event Interrupt and the Time Stamp function are enabled by the control bits EIE, TSS and TSE. Depending of the EHL bit a high level (positive edge) or low level (negative edge) signal can be regarded as an event and furthermore a digital glitch filtering is applied to the EVI signal when selecting a sampling period in the ET field.


If enabled (EIE = 1, TSS = 0, TSE = 1 and EVF flag was cleared to 0 before) and an External Event on EVI pin is detected, the clock and calendar registers are captured and copied into the Time Stamp registers, the  $\overline{\text{INT}}$  is issued and the EVF flag is set to 1 to indicate that an external event has occurred.

When bit EIE is set to 1, the internal event interrupt signal (EI) can be used to enable the clock output on CLKOUT pin automatically, when bits CEIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field (see CLOCK OUTPUT SCHEME).

Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.

### 4.12.1. EXTERNAL EVENT DIAGRAM

Diagram of the External Event function. Example with positive edge/level detection (EHL = 1):



- (1) Initialize clock and calendar and set TSE bit to 1 if Time Stamp is needed and EIE bit to 1 if interrupt on INT pin is required. The EVF flag needs to be cleared to reset the INT pin and to prepare the system for an event. In this example, EHL is set to 1 for positive edge detection. The Time Stamp Source Selection bit TSS = 0 for External Event function.
- An External Event on EVI pin is detected. Pay attention to the debounce time when using the filtering (ET field). The value (A+1) is captured/copied into the TS registers and the value in the Count TS register is incremented by one. The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- When an External Event Interrupt occurs, the EVF flag is set to 1.
- $\stackrel{(4)}{=}$  If the EIE bit is 1 and an External Event Interrupt occurs, the  $\overline{\text{INT}}$  pin output goes low.
- (5) The EVF flag retains 1 until it is cleared to 0 by software.
- No interrupt occurs on INT pin because the EVF flag was not set back to 0. But, new value (A+2) is captured in the TS registers if the Time Stamp overwrite bit TSOW is set to 1.
- If the INT pin is low, its status changes as soon as the EVF flag is cleared to 0, even if EVI input is high level.
- $^{(8)}$  If TSE is set to 0, no time stamp is captured.
- (9) If the EVI input is 1 (steady state) and the TSE bit is set from 0 to 1, no event is detected.
- $^{\textcircled{10}}$  While the EVF flag is 1, the  $\overline{\text{INT}}$  status can be controlled by the EIE bit.
- When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TSR bit is automatically cleared to 0 after performing the reset.

#### 4.12.2. USE OF THE EXTERNAL EVENT FUNCTION

The following registers and bits are related to the External Event Interrupt, Time Stamp and Automatic Clock output function:


- Seconds Register (00h) (see CLOCK REGISTERS)
- Minutes Register (01h) (see CLOCK REGISTERS)
- Hours Register (02h) (see CLOCK REGISTERS)
- Date Register (04h) (see CALENDAR REGISTERS)
- Month Register (05h) (see CALENDAR REGISTERS)
- Year Register (06h) (see CALENDAR REGISTERS)
- Count TS Register (14h) (see TIME STAMP REGISTERS)
- Seconds TS (15h) (see TIME STAMP REGISTERS)
- Minutes TS (16h) (see TIME STAMP REGISTERS)
- Hours TS (17h) (see TIME STAMP REGISTERS)
- Date TS (18h) (see TIME STAMP REGISTERS)
- Month TS (19h) (see TIME STAMP REGISTERS)
- Year TS (1A) (see TIME STAMP REGISTERS)
- EVF flag (see CONFIGURATION REGISTERS, 0Eh Status)
- TSE and EIE bits (see CONFIGURATION REGISTERS, 10h Control 2)
- CEIE bit (see CONFIGURATION REGISTERS, 12h Clock Interrupt Mask)
- EHL bit, ET field, TSR bit, TSOW bit and TSS bit (see EVENT CONTROL REGISTER)

Prior to entering any timer settings for the event interrupt, it is recommended to write a 0 to the EIE bit to prevent inadvertent interrupts on  $\overline{\text{INT}}$  pin.


Procedure to use the External Event Interrupt, Time Stamp and Automatic Clock output function:

- 1. Initialize bits TSE, EIE and flag EVF to 0.
- 2. Set TSR bit to 1, to reset all Time Stamp registers to 00h. After reset the TSR bit is automatically cleared.
- 3. Set EHL bit to 1 or 0 to choose high or low level detection on pin EVI.
- 4. Set ET field to apply filtering to the EVI pin. See following two diagrams.
- Set TSS bit to 0 to select External Event on EVI pin as Time Stamp source.
- 6. Set TSOW bit to 1 if the last occurred event has to be recorded and TS registers are overwritten. Hint: The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- 7. Set CEIE bit to 1 to enable clock output when external event occurs. See also CLOCK OUTPUT SCHEME.
- 8. Set TSE bit to 1 if you want to enable the Time Stamp function.
- 9. Set EIE bit to 1 if you want to get a hardware interrupt on INT pin.

Example with no filtering (ET = 00), with positive edge detection (EHL = 1) and enabled interrupt (EIE = 1):



Example with digital debounce filtering (ET = 01, 10 or 11; sampling period  $t_{SP}$  = 3.9 ms, 15.6 ms or 125 ms), with positive edge/level detection (EHL = 1) and enabled interrupt (EIE = 1):



- $^{\scriptsize \textcircled{\scriptsize 1}}$  Up to this sampling pulse a positive edge was detected but no steady state.
- ② If a positive edge was detected and a steady state (high level) was detected during a complete sampling period (between ① and ②) the  $\overline{\text{INT}}$  pin output goes low. The delay time  $t_{\text{DELAY}}$  varies between  $t_{\text{SP}}$  and  $(2 \times t_{\text{SP}})$  depending on the bouncing signal on the EVI pin.

#### 4.13. AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION

The Automatic Backup Switchover Interrupt function generates an interrupt event when the BSM field (EEPROM 37h) is set to 01 (DSM) or 11 (LSM) and a switchover from VDD Power state to VBACKUP Power state occurs. When an interrupt event is generated, the  $\overline{\text{INT}}$  pin goes to the low level and the BSF flag is set to 1 to indicate that an event has occurred. The output on the  $\overline{\text{INT}}$  pin is only effective if the BSIE bit (EEPROM 37h) is set to 1.


When bit EIE is set to 1 and when the bits TSS and TSE are set to 1, the internal event interrupt signal (EI) created by the Automatic Backup Switchover function can be used to enable the clock output on CLKOUT pin automatically, when bits CEIE, CLKIE and CLKOE are set to 1 and a frequency is selected in the FD field. When again in VDD Power state, CLKOUT pin outputs the frequency (see CLOCK OUTPUT SCHEME).

Hint: A debounce logic provides a 122  $\mu s$  – 183  $\mu s$  debounce time  $t_{DEB}$ , which will filter  $V_{DD}$  oscillation when the backup switchover will switch back from  $V_{BACKUP}$  to  $V_{DD}$  (see AUTOMATIC BACKUP SWITCHOVER FUNCTION).

Hint: The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled (see EEPROM BACKUP REGISTER). – Default value on delivery

### 4.13.1. AUTOMATIC BACKUP SWITCHOVER DIAGRAM

Diagram of the Automatic Backup Switchover Interrupt function:



- Initialize clock and calendar and set TSE bit to 1 if Time Stamp is needed and BSIE bit (EEPROM 37h) to 1 if interrupt on INT pin is required. The BSF flag needs to be cleared to reset the INT pin and to prepare the system for an event. To enable switchover function the BSM field (EEPROM 37h) is set to 01 (DSM) or 11 (LSM). The Time Stamp Source Selection bit TSS has to be set to 1 to select the Backup Switchover function.
- A backup switchover from VDD Power state to VBACKUP Power state occurs. The value (A+1) is captured/copied into the TS registers and the value in the Count TS register is incremented by one. The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- When an Automatic Backup Switchover Interrupt event occurs, the BSF flag is set to 1.
- If the BSIE bit is 1 and a Backup Switchover Interrupt occurs, the  $\overline{\text{INT}}$  pin output goes low.
- (b) The BSF flag retains 1 until it is cleared to 0 by software.
- No interrupt occurs on INT pin because the BSF flag was not set back to 0. But, new value (A+2) is captured in the TS registers if the Time Stamp overwrite bit TSOW is set to 1.
- If the  $\overline{\text{INT}}$  pin is low, its status changes as soon as the BSF flag is cleared to 0.
- $^{(8)}$  If TSE is set to 0, no time stamp is captured.
- (9) If BSF is 1 and the TSE bit is set from 0 to 1, no event is detected.
- $^{\textcircled{10}}$  While the BSF flag is 1, the  $\overline{\mathsf{INT}}$  status can be controlled by the BSIE bit.
- When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TSR bit is automatically cleared to 0 after performing the reset.

### 4.13.2. USE OF THE AUTOMATIC BACKUP SWITCHOVER INTERRUPT

The following registers and bits are related to the Automatic Backup Switchover Interrupt, Time Stamp and Automatic Clock output function:

- Seconds Register (00h) (see CLOCK REGISTERS)
- Minutes Register (01h) (see CLOCK REGISTERS)
- Hours Register (02h) (see CLOCK REGISTERS)
- Date Register (04h) (see CALENDAR REGISTERS)
- Month Register (05h) (see CALENDAR REGISTERS)
- Year Register (06h) (see CALENDAR REGISTERS)
- Count TS (14h) (see TIME STAMP REGISTERS)
- Seconds TS (15h) (see TIME STAMP REGISTERS)
- Minutes TS (16h) (see TIME STAMP REGISTERS)
  Hours TS (17h) (see TIME STAMP REGISTERS)
- Date TS (18h) (see TIME STAMP REGISTERS)
- Month TS (19h) (see TIME STAMP REGISTERS)
- Year TS (1A) (see TIME STAMP REGISTERS)
- BSF flag (see CONFIGURATION REGISTERS, 0Eh Status)
- CEIE bit (see CONFIGURATION REGISTERS, 12h Clock Interrupt Mask)
- TSR bit, TSOW bit and TSS bit (see EVENT CONTROL REGISTER)
- BSIE bit, FEDE bit and BSM field (see EEPROM BACKUP REGISTER)

Prior to entering any other settings, it is recommended to write a 0 to the BSIE bit to prevent inadvertent interrupts on  $\overline{\text{INT}}$  pin.

Procedure to use the Automatic Backup Switchover Interrupt, Time Stamp and Automatic Clock output function:

- 1. Initialize bits TSE, BSIE and BSF to 0.
- 2. Set TSR bit to 1, to reset all Time Stamp registers to 00h. After reset, the TSR bit is automatically cleared.
- 3. Set TSS bit to 1 to select Backup Switchover as Time Stamp source.
- 4. Set TSOW bit to 1 if the last occurred event has to be recorded and TS registers are overwritten. Hint: The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- 5. Set TSE bit to 1 if you want to enable the Time Stamp function.
- Set CEIE bit to 1 to enable clock output when a backup switchover occurs.
   Caution: This function is only working with the Automatic Backup Switchover function when the bits TSS and TSE are set to 1. See also CLOCK OUTPUT SCHEME.
- 7. The FEDE bit (EEPROM 37h) should always be set to 1, so that Fast Edge Detection (≥ 7 V/ms) is always enabled.
- 8. Set the BSIE bit to 1 (EEPROM 37h) if you want to get a hardware interrupt on INT pin.
- 9. Choose the switchover mode (DSM or LSM) and write the corresponding value in the BSM field.

See also EEPROM READ/WRITE CONDITIONS.

### 4.14. POWER ON RESET INTERRUPT FUNCTION

The Power On Reset Interrupt function is enabled by the PORIE bit (EEPROM 35h).


The PORIE bit has to be set beforehand in the EEPROM not in the RAM (see EEPROM READ/WRITE)

When voltage drop below  $V_{POR}$  is detected ( $V_{DD} < V_{POR}$ ) the PORF flag is set to 1 to indicate that a Power On Reset has occurred and when the PORIE bit is 1 the  $\overline{INT}$  pin goes to low level.

A PORF value of 1 indicates also that the time information is corrupted. The value 1 is retained until a 0 is written by the user.

### 4.14.1. POWER ON RESET DIAGRAM

Diagram of the Power On Reset Interrupt function:



- Write operation (I<sup>2</sup>C access only in VDD Power state)
- $^{\textcircled{1}}$  Flag PORF is set when  $V_{ exttt{DD}}$  was below  $V_{ exttt{POR}}$ . Software can read it after  $t_{ exttt{START}}$  when the RTC is operating.
- <sup>2</sup> If the PORIE bit (EEPROM 35h) was set to 1 beforehand (in EEPROM), the PORIE bit in the RAM is set to 1 after the start-up time t<sub>START</sub> = 0.5 s and the first refreshment time t<sub>REFR</sub> = ~66 ms.
- If the PORIE bit is 1 and a Power On Reset event occurs, the  $\overline{\text{INT}}$  pin output goes low after a delay time of  $t_{\text{DELAY}} = \sim 1 \text{ ms}$ .
- (4) The PORF flag retains 1 until it is cleared to 0 by software.
- $^{\textcircled{5}}$  While the PORF flag is 1, the  $\overline{\mathsf{INT}}$  status can be controlled by the PORIE bit.
- $^{\textcircled{6}}$  If the  $\overline{\mathsf{INT}}$  pin is low, its status changes as soon as the PORF flag is cleared to 0.
- If the PORIE bit (EEPROM 35h) was set to 1 beforehand (in EEPROM), the PORIE bit in the RAM is set to 1 after the start-up time  $t_{START} = 0.5$  s and the first refreshment time  $t_{REFR} = \sim 66$  ms. Or else, if the PORIE bit (EEPROM 35h) was set to 0 beforehand (in EEPROM), the PORIE bit in the RAM is set to 0 after the start-up time  $t_{START} = 0.5$  s and the first refreshment time  $t_{REFR} = \sim 66$  ms.
- (8) If the PORIE bit is 1 when a Power On Reset event occurs, the INT pin output goes low after a delay time of t<sub>DELAY</sub> = ~1 ms.
  - Or else, if the PORIE bit is 0 when a Power On Reset event occurs, the INT pin output does not go low.

### 4.14.2. USE OF THE POWER ON RESET INTERRUPT

The following registers and bits are related to the Power On Reset Interrupt function (including EEPROM handling):

- PORF flag and EEbusy bit (see CONFIGURATION REGISTERS, 0Eh Status)
- EERD bit (see CONFIGURATION REGISTERS, 0Fh Control 1)
- EEaddr register (see EEPROM MEMORY CONTROL REGISTERS, 25h –EEPROM Address)
- EEdata register (see EEPROM MEMORY CONTROL REGISTERS, 26h –EEPROM Data)
- EEcmd register (see EEPROM MEMORY CONTROL REGISTERS, 27h –EEPROM Commands
- PORIE bit (see EEPROM CLKOUT REGISTER, 35h EEPROM Clkout)

The PORIE bit has to be set beforehand in the EEPROM not in the RAM (see EEPROM READ/WRITE).

Procedure to use the Power On Reset Interrupt function:

- 1. In the EEPROM, set the PORIE bit to 1 if you want to get a hardware interrupt on INT pin at the next Power On Reset event. Procedure according to EEPROM READ/WRITE.
- 2. The first interrupt will occur after the next POR event.

### 4.15. TIME STAMP FUNCTION

The Time Stamp function is enabled by the control bit TSE. Sources are the External Event function (TSS = 0) or the Automatic Backup Switchover function (TSS = 1).

If a source is enabled and an event is detected, the Time Stamp (TS) registers are recorded. When the TSOW bit is set to 0 and the EVF flag was cleared to 0 before, only one (the first) event is recorded. When the TSOW bit is set to 1, the last event is recorded (EVF flag does not need to be cleared). The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.

- When the TSR bit value is 1, the data of the time stamp in TS registers and Count TS are reset.
- Before writing settings for TS, it is recommended to write a 0 in the TSE bit and a 1 to EVR bit.
- When 1 is written to the RESET bit, the TS event can be retarded.


Procedures to use the Time Stamp function with the External Event Interrupt function or with the Automatic Backup Switchover function:

- 1. Write 0 in TSS and TSE bits. Select TSOW (0 or 1), clear EVF and BSF.
- 2. Write 1 in TSR bit then it is automatically cleared after performing the reset.
- 3. Write the desired external event or backup switchover settings (enabling function and interrupt on INT pin):
  - a. See EXTERNAL EVENT FUNCTION
  - b. See AUTOMATIC BACKUP SWITCHOVER INTERRUPT FUNCTION
- 4. Set the TSE bit to 1 to enable the Time Stamp function.

Hint: The  $\overline{\text{INT}}$  signal is issued when EIE (RAM) or BSIE (EEPROM 37h) bit is set to 1. The EVF or BSF flag is set to 1 to indicate that a corresponding event has occurred.

Caution: Because the EVF flag is internally used for the identification of a First Event detection it is set by an event from the External Event function (TSS = 0, TSE = 1) or by an event of the Backup Switchover function (TSS = 1, TSE = 1). See also following scheme.

Complete Time Stamp scheme:



- (1) When TSOW bit is set to 1 the TS registers (Seconds TS to Year TS) are overwritten. The last occurred event is recorded. When TSOW bit is set to 0, the TS registers are overwritten once only. To initialize or reinitialize the first event function, the EVF has to be cleared (the TS registers can be cleared by writing 1 to the TSR bit). The counter Count TS is always working, independent of the settings of the overwrite bit TSOW.
- (2) If set to 0 beforehand, the EVF flag indicates the occurrence of an External Event. The value 1 is retained until a 0 is written by the user.
  - Caution: The EVF flag is also set by an event of the Backup Switchover function when bits TSS and TSE are set to 1.
- (3) When TSR bit is set to 1, all seven time stamp registers (Count TS to Year TS) are cleared to 00h. The TSR bit is automatically cleared to 0 after performing the reset.
- (4) When 1 is written to the RESET bit, the Time Stamp event does not occur. The RESET bit is automatically cleared to 0 after performing the reset.
- (5) During I<sup>2</sup>C read access to the TS registers the time stamp capture function is blocked.

### 4.16. FREQUENCY OFFSET CORRECTION

An aging adjustment or accuracy tuning can be done with the EEOffset value. The correction is purely digitally and has only the effect of shifting the time vs. temperature curve vertically up or down. It has no effect on the time vs. temperature characteristics of the final frequency. The EEOffset value contains a two's complement number with a range of +255 to -256 adjustment steps. The minimal correction step (one LSB) is  $\pm 1/(32768*32) = \pm 0.9537$  ppm. The compensation period is 32 seconds. The maximum correction range is from +243.2 ppm to -244.1 ppm. Note that the signed offset value EEOffset corresponds to the correction value of the measured frequency (32.768 kHz). The user has access to this field (see EEPROM OFFSET REGISTER).

## 4.16.1. EEOFFSET VALUE DETERMINATION

The EEOffset value is determined by the following process:

- Select the 32.768 kHz frequency on the CLKOUT pin. (If another frequency than 32.768 kHz is selected, the EEOffset value has to be set to 0 so that the uncorrected frequency can be measured, and the following calculations have to be adapted.)
- 2. Measure the frequency Fmeas at CLKOUT pin in Hz.
- 3. Compute the offset value required in ppm: POffset = ((Fmeas 32768) / 32768 \* 1'000'000)
- 4. Compute the offset value in steps: Offset = POffset / (1 / (32768\*32) in ppm) = POffset / (0.9537 ppm)
- 5. If Offset > 256, the frequency is too high to be corrected.
- 6. Else if 1 ≤ Offset ≤ 256 (correction is -1 ≥ OffsetCorr. ≥ -256), → set EEOffset = 512 Offset
- 7. Else if -255 ≤ Offset ≤ 0 (correction is +255 ≤ OffsetCorr. ≤ 0), → set EEOffset = Offset
- 8. Else the frequency is too low to be corrected.

### Examples:

- If 32768.48 Hz is measured when the 32.768 kHz clock is selected, the offset is +0.48 Hz, which is +0.48 Hz / 32768 Hz \* 1'000'000 = +14.648 ppm. The Offset value in steps is then calculated as follows: +14.648 ppm / 0.9537 ppm = +15.36, the rounded integral part is 15 (the offset correction is -15 steps). The unsigned EEOffset value is then: 512 15 = +497. In binary, EEOffset = 111110001.
- If 32767.52 Hz is measured when the 32.768 kHz clock is selected, the offset is -0.48 Hz, which is -0.48 Hz / 32768 Hz \* 1'000'000 = -14.648 ppm. The Offset value in steps is then calculated as follows: -14.648 ppm / 0.9537 ppm = -15.36, the rounded integral part is -15 (the offset correction is +15 steps). The EEOffset value is then: (-15) = +15. In binary, EEOffset = 000001111.

## 4.16.2. VERIFICATION OF THE CORRECTED TIME ACCURACY

The offset correction can be verified by the following process:


- 1. Enter the calculated EEOffset value (see EEOFFSET VALUE DETERMINATION).
- 2. Select the 1 Hz frequency on the CLKOUT pin (if another frequency is selected the following calculations have to be adapted).
- 3. Measure every period during one compensation period of 32 seconds at CLKOUT pin.
- 4. Calculate the average frequency Fmeas\_aver in Hz.
- 5. Compute the new achieved offset value in ppm: POffset = ((Fmeas\_aver 1) / 1 \* 1'000'000)


### **4.17. UNIX TIME COUNTER**

The UNIX Time counter is a 32-bit counter, unsigned integer, which rolls over to 00000000h when reaching the value FFFFFFFh. The 4 bytes are fully readable and writable. The counter source clock is the digitally tuned 1 Hz clock frequency of the prescaler.

After writing the required time value into the UNIX Time registers, the write access can be synchronized by the RESET bit function. When 1 is written to the RESET bit in control 2 register, the associated  $I^2C$  stop condition will synchronize the 1 Hz counter clock to the desired accurate time. The RESET bit is then automatically cleared. The first 1 Hz period after synchronization will be 0 to 244  $\mu$ s shorter than 1 second. The 32-bit counter value itself is not changed at the moment when 1 is written to the RESET bit.

When reading the counter, the current value is returned. Since it is not possible to block the counter during read, it is recommended to read the four registers (UNIX Time 0 to UNIX Time 3) twice and to check for consistent results.





- To monitor the synchronicity of the 1 Hz tick to an external clock source, the 1 Hz clock can be enabled on CLKOUT pin or on the interrupt output pin INT. For both, the negative edge corresponds to the internal 1 Hz-tick.
- A new value is entered to the UNIX Time counter registers (UNIX Time 0 to UNIX Time 3). The I<sup>2</sup>C-Stop after writing only to the UNIX registers does not provoke a synchronization of the 1 Hz-tick.
- Writing 1 to the RESET bit for highly accurate time adjustment (synchronizing). The first 1 Hz period after synchronization will be 0 to 244 µs shorter than 1 second. The RESET bit is automatically cleared. The synchronization can also be done by writing to the Seconds Register.


### 4.18. RESET BIT FUNCTION

The RESET bit is used for a software-based accurate and safe starting of the time circuits.

When 1 is written to the RESET bit, the clock prescaler for 4096 Hz to 1Hz is reset and an eventual present memorized 1 Hz update is also reset. This bit is then automatically cleared. Because the upper two stages of the prescaler are not reset and the I<sup>2</sup>C interface is asynchronous, the next 1 Hz clock will be between (1 second – 244 µs) and 1 second. Resetting the prescaler will have an influence on the length of current clock period on all subsequent peripherals (clock and calendar, CLKOUT clock, timer clock, update timer clock, UNIX clock, EVI input filter).

The RESET bit function will not affect the CLKOUT of 32.768 kHz and 8192 Hz (see also CLKOUT FREQUENCY SELECTION).

RESET bit functional diagram:



The clock and calendar can be set (in < 950 ms) and then synchronized by writing 1 to the RESET bit.

Setting the clock and calendar values using the RESET bit function:

- 1. Write the desired clock and calendar values to the registers (seconds, minutes, hours, weekday, date, month and year).
- 2. Write 1 to the RESET bit for a synchronized start of the time circuits (1 Hz tick). The RESET bit is automatically cleared.

### 4.19. USER PROGRAMMABLE PASSWORD

After a Power up and the first refreshment of ~66ms, the PW0 to PW3 registers are reset to 00h and the EEPWE (EEPROM 30h) and EEPW 0 to EEPW 3 values (EEPROM 31h to 34h) are copied from the EEPROM.

The first four Password registers (PW0 to PW3), in case of the use of the function (enabled by writing 255 into the EEPROM Password Enable register EEPWE), are used to write the 32-Bit Password necessary to be able to write in all writable registers (time and configuration registers). This 32-Bit Password is compared to the 32 bits stored in EEPROM Password registers EEPW 0 to EEPW 3 (see PASSWORD REGISTERS, EEPROM PASSWORD ENABLE REGISTER and EEPROM PASSWORD REGISTERS).

Caution: The number of possible passwords is  $2^{32} \approx 4.3 * 10^9 = 4.3$  billion.

### 4.19.1. ENABLING/DISABLING WRITE PROTECTION

If the write protection function is enabled by writing 255 in register EEPWE (EEPROM 30h), it remains possible to read all the registers except the EEPROM registers. If the function is not enabled, read and write are possible for all corresponding registers.

If the write protection function is enabled, it is necessary to first write the 32-Bit Password before any attempt to write in the RAM registers, and to read and write in the EEPROM registers.

Once the user is finished with the write access and subsequently the write protection is enabled again (by writing 255 in EEPROM register EEPWE), it is necessary to write an incorrect password (PW ≠ EEPW) into the Password registers PW0 to PW3 in order to write-protect the registers. See complete program sequences below and FLOWCHART.

### Enable write protection:

- 1. Registers are Not write-protected (EEPWE ≠ 255)
- 2. Reference password is stored here (EEPW 0 to EEPW 3)
- 3. Disable automatic refresh (EERD = 1)
- 4. Enable password function (EEPWE = 255) (RAM)
- 5. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 6. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 7. Enable automatic refresh (EERD = 0)
- 8. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device
- 9. Registers are Write-protected by password (EEPWE = 255)

### Disable write protection:

- 1. Registers are write protected by password (EEPWE = 255)
- 2. Reference password is stored here (EEPW 0 to EEPW 3)
- 3. Enter the correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 4. Disable automatic refresh (EERD = 1)
- 5. Disable password function (EEPWE ≠ 255) (RAM)
- Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 7. Enable automatic refresh (EERD = 0)
- 8. Registers are Not write-protected (EEPWE ≠ 255)

#### 4.19.2. CHANGING PASSWORD

To code a new password, the user has to first enter the current (correct) password into the Password registers (PW0 to PW3) if the registers are write protected, and writing a value not equal to all 1 (value  $\neq$  255) in the EEPWE register (EEPROM 30h) to unlock write protection, and then write the new one in the registers EEPW 0 to EEPW 3 (EEPROM 31h to 34h) and writing all 1 (value = 255) in the EEPWE register to enable password function. See complete program sequences below and FLOWCHART.

Change password if password function is enabled (EEPWE = 255):

- 1. Registers are Write-protected by old password (EEPW 0 to EEPW 3)
- 2. Enter old password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 3. Disable automatic refresh (EERD = 1)
- 4. Disable password function (EEPWE ≠ 255)
- 5. Define a new password EEPW (EEPW 0 to EEPW 3) (RAM), and edit other configuration settings (RAM)
- 6. Enable the password function (EEPWE = 255) (RAM)
- 7. Enter correct password PW (PW = EEPW) to unlock write protection (PW0 to PW3)
- 8. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 9. Enable automatic refresh (EERD = 0)
- 10. Enter an incorrect password PW (PW ≠ EEPW) to (PW0 to PW3) to lock the device
- 11. Registers are Write-protected by new password (EEPW 0 to EEPW 3)


Change password if password function is disabled (EEPWE ≠ 255):

- 1. Old password is stored here (EEPW 0 to EEPW 3)
- 2. Disable automatic refresh (EERD = 1)
- 3. Define a new password EEPW (EEPW 0 to EEPW 3) (RAM), and edit other configuration settings (RAM)
- 4. Update EEPROM (all Configuration RAM → EEPROM) with EEcmd = 00h followed by 11h
- 5. Enable automatic refresh (EERD = 0)
- 6. New password is stored here (EEPW 0 to EEPW 3)

### **4.19.3. FLOWCHART**

The following Flowchart describes the programming of the enabling and disabling of the register write protection by user password and the changing of the user password if write protection is enabled or disabled.

User programmable password for register write protection:




# 5. I<sup>2</sup>C INTERFACE

The I<sup>2</sup>C interface is for bidirectional, two-line communication between different ICs or modules. The RV-3028-C7 is accessed at addresses A4h/A5h, and supports Fast Mode (up to 400 kHz). The I<sup>2</sup>C interface consists of two lines: one bi-directional data line (SDA) and one clock line (SCL). Both lines are connected to a positive supply via pull-up resistors. Data transfer is initiated only when the interface is not busy.

## **5.1. BIT TRANSFER**

One data bit is transferred during each clock pulse. The data on the SDA line remains stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as a control signals. Data changes should be executed during the LOW period of the clock pulse (see Figure below).


## Bit transfer:



### 5.2. START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW-to-HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P) (see Figure below).

### Definition of START and STOP conditions:



A START condition which occurs after a previous START but before a STOP is called a Repeated START condition, and functions exactly like a normal STOP followed by a normal START.

### Caution:

When communicating with the RV-3028-C7 module, the series of operations from transmitting the START condition to transmitting the STOP condition should occur within **950 ms**.

If this series of operations requires **950 ms or longer**, the I<sup>2</sup>C bus interface will be automatically cleared and set to standby mode by the bus timeout function of the RV-3028-C7 module. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation (when the read operation is invalid, all data that is read has a value of FFh).

Restarting of communications begins with transfer of the START condition again.

### 5.3. DATA VALID

After a START condition, SDA is stable for the duration of the high period of SCL. The data on SDA may be changed during the low period of SCL. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and STOP conditions is not limited (however, the transfer time must be no longer than 950 ms). The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.


## **5.4. SYSTEM CONFIGURATION**

Since multiple devices can be connected with the  $I^2C$ -bus, all  $I^2C$ -bus devices have a fixed and unique device number built-in to allow individual addressing of each device.

The device that controls the I<sup>2</sup>C-bus is the Master; the devices which are controlled by the Master are the Slaves. A device generating a message is a Transmitter; a device receiving a message is the Receiver. The RV-3028-C7 acts as a Slave-Receiver or Slave-Transmitter.

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure. The clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.


System configuration:




### 5.5. ACKNOWLEDGE

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is unlimited (however, the transfer time must be no longer than 950 ms). Each byte of eight bits is followed by an acknowledge cycle.

- A slave receiver, which is addressed, must generate an acknowledge cycle after the reception of each byte.
- Also a master receiver must generate an acknowledge cycle after the reception of each byte that has been clocked out of the slave transmitter.
- The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse (set-up and hold times must be taken into consideration).
- A master receiver must signal an end of data to the transmitter by not generating an acknowledge cycle on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.





### **5.6. SLAVE ADDRESS**

On the  $I^2$ C-bus the 7-bit slave address 1010010b is reserved for the RV-3028-C7. The entire  $I^2$ C-bus slave address byte is shown in the following table.

		SI	ave addres	ss	R/W	Transfer data			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Transfer data	
	0	1	0	0	4	0	1(R)	A5h (read)	
'	U	'	U	U	'	U	0 ( W )	A4h (write)	

After a START condition, the I<sup>2</sup>C slave address has to be sent to the RV-3028-C7 device. The R/ $\overline{W}$  bit defines the direction of the following single or multiple byte data transfer. The 7-bit address is transmitted MSB first. If this address is 1010010b, the RV-3028-C7 is selected, the eighth bit indicates a read (R/ $\overline{W}$  = 1) or a write (R/ $\overline{W}$  = 0) operation (results in A5h or A4h) and the RV-3028-C7 supplies the ACK. The RV-3028-C7 ignores all other address values and does not respond with an ACK.


In the write operation, a data transfer is terminated by sending either the STOP condition or the START condition of the next data transfer.

## **5.7. WRITE OPERATION**

Master transmits to Slave-Receiver at specified address. The Register Address is an 8-bit value that defines which register is to be accessed next. After writing one byte, the Register Address is automatically incremented by 1.

Master writes to slave RV-3028-C7 at specific address:


- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A4h for the RV-3028-C7; the  $R/\overline{W}$  bit is a 0 indicating a write operation.
- 3) Acknowledgement from RV-3028-C7.
- 4) Master sends out the Register Address to RV-3028-C7.
- 5) Acknowledgement from RV-3028-C7.
- 6) Master sends out the Data to write to the specified address in step 4).
- 7) Acknowledgement from RV-3028-C7.
- 8) Steps 6) and 7) can be repeated if necessary.
  - The address is automatically incremented in the RV-3028-C7.
- 9) Master sends out the STOP Condition.



### 5.8. READ OPERATION AT SPECIFIC ADDRESS

Master reads data from slave RV-3028-C7 at specific address:


- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A4h for the RV-3028-C7; the  $R/\overline{W}$  bit is a 0 indicating a write operation.
- 3) Acknowledgement from RV-3028-C7.
- 4) Master sends out the Register Address to RV-3028-C7.
- 5) Acknowledgement from RV-3028-C7.
- 6) Master sends out the Repeated START condition (or STOP condition followed by START condition)
- 7) Master sends out Slave Address, A5h for the RV-3028-C7; the R/W bit is a 1 indicating a read operation.
- 8) Acknowledgement from RV-3028-C7.
  - At this point, the Master becomes a Receiver and the Slave becomes the Transmitter.
- 9) The Slave sends out the Data from the Register Address specified in step 4).
- 10) Acknowledgement from Master.
- 11) Steps 9) and 10) can be repeated if necessary.
  - The address is automatically incremented in the RV-3028-C7.
- 12) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a STOP condition.
- 13) Master sends out the STOP condition.



## 5.9. READ OPERATION

Master reads data from slave RV-3028-C7 immediately after first byte:

- 1) Master sends out the START condition.
- 2) Master sends out Slave Address, A5h for the RV-3028-C7; the  $R/\overline{W}$  bit is a 1 indicating a read operation.
- 3) Acknowledgement from RV-3028-C7.
  - At this point, the Master becomes a Receiver and the Slave becomes the Transmitter.
- 4) The RV-3028-C7sends out the Data from the last accessed Register Address incremented by 1.
- 5) Acknowledgement from Master.
- 6) Steps 4) and 5) can be repeated if necessary.
  - The address is automatically incremented in the RV-3028-C7.
- 7) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a STOP condition.
- 8) Master sends out the STOP condition.



# 5.10.12C-BUS IN SWITCHOVER CONDITION

To save power when the RV-3028-C7 is in VBACKUP Power state the bus  $I^2$ C-bus interface is automatically disabled (high impedance) and reset. Therefore the communication via  $I^2$ C interface should be terminated before the supply is switched from  $V_{DD}$  to  $V_{BACKUP}$ . When the bus communication is not terminated in a proper way, the time counters get corrupted.

If the I<sup>2</sup>C communication was terminated uncontrolled, the I<sup>2</sup>C has to be reinitialized by sending a STOP followed by a START after the device switched back from VBACKUP Power state to VDD Power state.

# 6. ELECTRICAL SPECIFICATIONS

# **6.1. ABSOLUTE MAXIMUM RATINGS**

The following Table lists the absolute maximum ratings.

Absolute Maximum Ratings according to IEC 60134:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DD}$	Power Supply Voltage		-0.3		6.0	V
VI	Input voltage	Input Pin	-0.3		V <sub>DD</sub> +0.3	V
Vo	Output voltage	Output Pin	-0.3		V <sub>DD</sub> +0.3	V
l <sub>l</sub>	Input current		-10		10	mA
Io	Output current		-10		10	mA
V	ESD Valtage	HBM <sup>(1)</sup>			±2000	V
$V_{ESD}$	ESD Voltage	MM <sup>(2)</sup>			±200	V
I <sub>LU</sub>	Latch-up Current	Jedec <sup>(3)</sup>			±100	mA
T <sub>OPR</sub>	Operating Temperature		-40		85	°C
T <sub>STO</sub>	Storage Temperature		-55		125	°C
T <sub>PEAK</sub>	Maximum reflow condition	JEDEC J-STD-020C			265	°C

<sup>(1)</sup> HBM: Human Body Model, according to JESD22-A114.

<sup>(2)</sup> MM: Machine Model, according to JESD22-A115.

<sup>(3)</sup> Latch-up testing, according to JESD78., Class I (room temperature), level A (100 mA)

## **6.2. OPERATING PARAMETERS**


For this Table, T<sub>A</sub> = -40 °C to +85 °C unless otherwise indicated. V<sub>DD</sub> = 1.2 to 5.5 V, TYP values at 25 °C and 3.0 V.

Operating Parameters:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Supplies				•			
		Time-keeping mode <sup>(1)</sup>	1.1		5.5		
$V_{DD}$	Power Supply Voltage	I <sup>2</sup> C-bus (100 kHz)	1.2		5.5	V	
		I <sup>2</sup> C-bus (400 kHz)	2.0		5.5		
V <sub>BACKUP</sub>	Backup Supply Voltage		1.1		5.5	V	
	V <sub>DD</sub> supply current timekeeping	$V_{DD} = 1.1 V^{(2)}$		40	300		
$I_{VDD}$	I <sup>2</sup> C-bus inactive, CLKOUT	$V_{DD} = 3.0 V^{(2)}$		40	330	nA	
	disabled, average current	$V_{DD} = 5.0 V^{(2)}$		40	400		
	V <sub>DD</sub> supply current during	$V_{DD} = 1.2 \text{ V}, \text{ SCL} = 100 \text{ kHz}^{(3)}$		2	15		
I <sub>VDD:I2C</sub>	I <sup>2</sup> C burst read/write, CLKOUT	$V_{DD} = 3.0 \text{ V}, \text{SCL} = 400 \text{ kHz}^{(3)}$		5	40	μΑ	
	disabled	$V_{DD} = 5.0 \text{ V}, \text{ SCL} = 400 \text{ kHz}^{(3)}$		7	60		
I <sub>VDD:LEVEL</sub>	V <sub>DD</sub> supply current in level switching mode I <sup>2</sup> C-bus inactive, CLKOUT disabled	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25°C		115	180	nA	
I <sub>VDD:DIRECT</sub>	V <sub>DD</sub> supply current in direct switching mode I <sup>2</sup> C-bus inactive, CLKOUT disabled	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25°C		95	150	nA	
ΔI <sub>VDD:CK32</sub>		$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 32.768$ kHz, $C_L = 10 \text{ pF}$		1		μA	
ΔI <sub>VDD:CK1024</sub>	Additional V <sub>DD</sub> supply current <sup>(4)</sup>	$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 1024 \text{ Hz}, $ $C_L = 10 \text{ pF}$		30		nA	
$\Delta I_{VDD:CK1}$		$V_{DD} = 3.0 \text{ V}, F_{CLKOUT} = 1 \text{ Hz},$ $C_L = 10 \text{ pF}$		0.03		nA	

<sup>(1)</sup> Clocks operating and RAM registers retained.

Typical characteristics in direct switching mode:  $I_{VDD:DIRECT}$  @  $V_{DD}$  = 2.1 V and  $I_{VBACKUP}$  vs.  $V_{BACKUP}$ ,  $T_A$  = 25°C, I<sup>2</sup>C-bus inactive, CLKOUT disabled.



 $<sup>^{(2)}</sup>$  All inputs and outputs are at 0 V or  $V_{\text{DD}}.$ 

<sup>(3) 2.2</sup>k pull-up resistors on SCL/SDA, excluding external peripherals and pull-up resistor current. All other inputs (besides SDA and SCL) are at 0 V or VDD. Test conditions: Continuous burst read/write, 55h data pattern, 25 µs between each data byte, 20 pF load on each bus pin.

<sup>&</sup>lt;sup>(4)</sup> When CLKOUT is enabled the additional  $V_{DD}$  supply current  $\Delta I_{VDD}$  can be calculated as follows:  $\Delta I_{VDD} = C_L \times V_{DD} \times f_{OUT}$ , e.g.  $\Delta I_{VDD} = 10$  pF x 3.0 V x 32'768 Hz = 980 nA  $\approx 1$   $\mu$ A

For this Table,  $T_A = -40$  °C to +85 °C unless otherwise indicated.  $V_{DD} = 1.2$  to 5.5 V, TYP values at 25 °C and 3.0 V.

Operating Parameters (continued):

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Inputs							
V <sub>IL</sub>	LOW level input voltage	V <sub>DD</sub> = 1.1 V to 5.5 V			0.2 V <sub>DD</sub>	V	
V <sub>IH</sub>	HIGH level input voltage	Pins: SCL, SDA, EVI	0.8 V <sub>DD</sub>			V	
I <sub>ILEAK</sub>	Input leakage current	$V_{SS} \le V_I \le V_{DD}$	-0.5		0.5	μΑ	
Cı	Input capacitance	$V_{DD} = 3.0 \text{ V}, T_A = 25^{\circ}\text{C}$ f = 1MHz			7	pF	
Outputs							
	LOW level system to alter	$V_{DD} = 1.1 \text{ V}, I_{OL} = -0.1 \text{ mA}$			0.1		
$V_{OL:CLK}$	LOW level output voltage  CLKOUT	$V_{DD} = 3.0 \text{ V}, I_{OL} = -1.0 \text{ mA}$			0.3	V	
	CERCOT	$V_{DD} = 5.0 \text{ V}, I_{OL} = -1.0 \text{ mA}$			0.5		
	LIIOLLI I and and and the me	$V_{DD} = 1.1 \text{ V}, I_{OH} = 0.1 \text{ mA}$	1.0				
$V_{OH:CLK}$	HIGH level output voltage CLKOUT	$V_{DD} = 3.0 \text{ V}, I_{OH} = 1.0 \text{ mA}$	2.7			V	
	CERCOT	$V_{DD} = 5.0 \text{ V}, I_{OH} = 1.0 \text{ mA}$	4.5				
	LOW leave leaves and and the sec	$V_{DD} = 1.2 \text{ V}, I_{OL} = -0.5 \text{ mA}$			0.4		
$V_{OL}$	LOW level output voltage Pins: SDA, INT  VDD = 3.0 V, IOL = -3.0 mA			0.4	V		
	Tills. SDA, IIVI	$V_{DD} = 5.0 \text{ V}, I_{OL} = -3.0 \text{ mA}$			0.3		
I <sub>OLEAK</sub>	Output leakage current	$V_O = V_{DD}$ or $V_{SS}$	-0.5		0.5	μΑ	
Соит	Output capacitance	V <sub>DD</sub> = 3.0 V, T <sub>A</sub> = 25°C f = 1MHz			7	pF	
Power On Ro	eset						
$V_{POR}$	POR detection threshold		0.75	0.8	0.85	V	
Trickle char	ger						
TCR 1 kΩ			2	3	4		
TCR 3 kΩ	Current limiting registers	$V_{DD} = 5.0 \text{ V}, V_{BACKUP} = 3.0 \text{ V},$	4.5	5.5	6.25	k0	
TCR 6 kΩ	Current limiting resistors	including internal schottky diode	7.5	9.3	11.6	kΩ	
TCR 11 kΩ			12.5	15.7	17.4		
Switchover							
V <sub>HYST:DSM</sub>	Switchover hysteresis in direct switching mode	$V_{DD}$ with respect to $V_{BACKUP} = 3.0$ $V, T_{OPR} = -40^{\circ}C$ to $+85^{\circ}C$		60		Mv	
$V_{\text{DDSW}}$	Backup switchover threshold voltage	Relative to V <sub>DD</sub>	1.8	2.0	2.2	V	
$V_{HYST:LSM}$	Switchover hysteresis in level switching mode	$V_{DD}$ with respect to $V_{BACKUP} = 3.0$ $V, T_{OPR} = -40^{\circ}C$ to $+85^{\circ}C$		100		Mv	
EEPROM Ch	aracteristics						
$V_{READ}$	Read voltage		1.1			_	
$V_{PROG}$	Programming voltage		1.5			V	
V <sub>WRITE</sub>	Write voltage, only for voltage ≥ V <sub>DDSW</sub>		$V_{\text{DDSW}}$				
$T_{PROG}$	EEPROM programming time 1 byte		4		30	ms	
	Write / erase cycles		100		10'000	cycle	


## **6.3. OSCILLATOR PARAMETERS**

For this Table,  $T_A = -40$  °C to +85 °C unless otherwise indicated.  $V_{DD} = 1.2$  to 5.5 V, TYP values at 25 °C and 3.0 V.

### Oscillator Parameters:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
Xtal General		·					
F	Crystal Frequency			32.768		kHz	
	Oscillator start-up time at	T <sub>A</sub> = 25°C		0.5	1	_	
t <sub>START</sub>	$V_{DD} = 3.0 \text{ V}$				3	S	
V <sub>START</sub>	Oscillator start-up voltage		1.3			V	
Δf/V	Frequency vs. voltage characteristics	$V_{DD} = 1.1 \text{ V to } 5.5 \text{ V}$ $T_A = 25^{\circ}\text{C}$		0.5	1	ppm/V	
V	V riging alou rate	$V_{DD} = 1.1 \text{ V to } 3.6 \text{ V}$			2.5		
$V_{DDR}$	V <sub>DD</sub> rising slew rate	$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}$		3.8			
$V_{DDF}$	V <sub>DD</sub> falling slew rate	V <sub>DD</sub> = 5.5 V to 1.1 V			2.2		
δ <sub>CLKOUT</sub>	CLKOUT duty cycle	$V_{DD} = 1.1 \text{ V to } 5.5 \text{ V}$ $F_{CLKOUT} = 32.768 \text{ kHz}$		50 ±10			
Xtal Frequency (	Characteristics						
ΔF/F	Frequency accuracy	T <sub>A</sub> = 25°C		±5		ppm	
ΔF/F <sub>TOPR</sub>	Frequency vs. temperature characteristics	$T_{OPR} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{DD} = 3.0 \text{ V}$	-0.035 <sup>pt</sup>	pm/ <sub>°C</sub> <sup>2</sup> (T <sub>OPR</sub> -T <sub>O</sub>	b) <sup>2</sup> ±10%	ppm	
T <sub>0</sub>	Turnover temperature			+25 ±5		°C	
ΔF/F	Aging first year max.	$T_A = 25^{\circ}C, V_{DD} = 3.0 \text{ V}$			±3	ppm	
Frequency Offse	t Correction					•	
Δt/t	OFFSET correction: Min. corr. step (LSB) and Max. corr. range	T <sub>A</sub> = -40°C to +85°C	±0.954		+243.2/ -244.1	ppm	
Δt/t	Achievable time accuracy	Calibrated at an initial temperature and voltage	-0.48		+0.48	ppm	


## **6.3.1.XTAL FREQUENCY VS. TEMPERATURE CHARACTERISTICS**



### 6.4. POWER ON AC ELECTRICAL CHARACTERISTICS

The following Figure describes the power on AC electrical characteristics for the CLKOUT pin. The clock output signal on CLKOUT pin is enabled by the CLKOE bit (EEPROM 35h), see also USE OF THE CONFIGURATION EEPROM WITH RAM MIRROR REGISTERS.

Power On AC Electrical Characteristics:



- (EEPROM 35h) after the start-up time tstart = 0.5 s (CLKOUT can also be LOW, when selecting FD = 111).
- If the CLKOE bit (EEPROM 35h) was set to 0 beforehand (in EEPROM), the CLKOE bit in the RAM is set to 0 after the start-up time tstart = 0.5 s and the first refreshment time t<sub>REFR</sub> = ~66 ms, and the CLKOUT signal goes LOW.

Or else, if the CLKOE bit (EEPROM 35h) was set to 1 beforehand (in EEPROM), the CLKOE bit in the RAM is set to 1 after the start-up time  $t_{REFR} = -66$  ms, and the CLKOUT pin is driving the frequency selected by the FD field.

For this Table, T<sub>A</sub> = -40 °C to +85 °C and V<sub>DD</sub> = 1.2 to 5.5 V, TYP values at 25 °C and 3.0 V.


### Power On AC Electrical Parameters:

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{DDR1}$	V <sub>DD</sub> rising slew rate at initial power on reset (POR)	OLIVOUT.	0.1		1	V/ms
t <sub>START</sub>	Oscillator start-up time at V <sub>DD</sub> = 3.0 V	CLKOUT enabled (CLKOE = 1)		0.5	3	s
t <sub>REFR</sub>	First refreshment time			66		ms

# 6.5. I<sup>2</sup>C-BUS CHARACTERISTICS

The following Figure and Table describe the I<sup>2</sup>C AC electrical parameters.

## I<sup>2</sup>C AC Parameter Definitions:



For the following Table,  $T_A = -40$  °C to 85 °C, TYP values at 25 °C.

I<sup>2</sup>C AC Electrical Parameters:

SYMBOL	PARAMETER	Conditions	MIN	TYP	MAX	UNIT		
,	OOL in most also also from most and	V <sub>DD</sub> ≥ 1.2 V	0		100	1.11-		
f <sub>SCL</sub>	SCL input clock frequency	V <sub>DD</sub> ≥ 2.0 V	0		400	kHz		
	Law paried of COL plant	V <sub>DD</sub> ≥ 1.2 V	4.7					
t <sub>LOW</sub>	Low period of SCL clock	V <sub>DD</sub> ≥ 2.0 V	1.3			μs		
	High paried of CCL alask	V <sub>DD</sub> ≥ 1.2 V	4.0					
t <sub>HIGH</sub>	High period of SCL clock	V <sub>DD</sub> ≥ 2.0 V	0.6			μs		
	Rise time of SDA and SCL	V <sub>DD</sub> ≥ 1.2 V			1000			
t <sub>RISE</sub>	Rise time of SDA and SCL	V <sub>DD</sub> ≥ 2.0 V			300	ns		
	Fall Cara of ODA and OOL	V <sub>DD</sub> ≥ 1.2 V			300			
t <sub>FALL</sub>	Fall time of SDA and SCL	V <sub>DD</sub> ≥ 2.0 V			300	ns		
t <sub>HD:STA</sub>	CTART condition hold time	V <sub>DD</sub> ≥ 1.2 V	4.0					
	START condition hold time	V <sub>DD</sub> ≥ 2.0 V	0.6			μs		
	CTART condition action times	V <sub>DD</sub> ≥ 1.2 V	4.7					
t <sub>SU:STA</sub>	START condition setup time	V <sub>DD</sub> ≥ 2.0 V	0.6			μs		
	SDA actuations	V <sub>DD</sub> ≥ 1.2 V	250					
t <sub>SU:DAT</sub>	SDA setup time	V <sub>DD</sub> ≥ 2.0 V	100			ns		
	SDA hold time	V <sub>DD</sub> ≥ 1.2 V	0					
t <sub>HD:DAT</sub>	SDA noid time	V <sub>DD</sub> ≥ 2.0 V	0			μs		
	CTOD and dition action time.	V <sub>DD</sub> ≥ 1.2 V	4.0					
t <sub>SU:STO</sub>	STOP condition setup time	V <sub>DD</sub> ≥ 2.0 V	0.6			μs		
	Due free time before a new transmission	V <sub>DD</sub> ≥ 1.2 V	4.7					
i <sub>BUF</sub> B	Bus free time before a new transmission	V <sub>DD</sub> ≥ 2.0 V	1.3			μs		
S = Start cond	dition, Sr = Repeated Start condition, P = Stop	condition		•	•	•		


## Caution:

When accessing the RV-3028-C7, all communication from transmitting the Start condition to transmitting the Stop condition after access should be completed within 950 ms.

If such communication requires 950 ms or longer, the I<sup>2</sup>C bus interface is reset by the internal bus timeout function.

## 7. TYPICAL APPLICATION CIRCUIT

## 7.1. OPERATING RV-3028-C7 WITH BACKUP SUPPLY VOLTAGE




- Low-cost MLCC (\*) ceramic capacitor, supercapacitor (e.g. 1 farad), primary battery or secondary battery LMR (respect manufacturer specifications for constant charging voltage). When Lithium Battery is used, it is recommended to insert a protection resistor of 100 1000 Ω. to limit battery current and to prevent damage in case of soldering issues causing short between supply pins.
- For V<sub>DD</sub> and V<sub>BACKUP</sub> a 100 nF decoupling capacitor is recommended close to the device.
- When operating the RV-3028-C7 with either Supercap or Lithium Battery as Backup Supply, the INT signal also works when the device operates on V<sub>BACKUP</sub> supply voltage. Therefore it is recommended to tie the INT signal pull-up resistor to V<sub>BACKUP</sub>.
- Interface lines SCL, SDA are open drain and require pull-up resistors to V<sub>DD</sub>.
- CLKOUT offers the selectable frequencies 32.768 kHz (default), 8192 Hz, 1024 Hz, 64 Hz, 32 Hz or 1 Hz, or the predefined periodic countdown timer interrupt for application use.

  If not used, it is recommended to disable CLKOUT for optimized current consumption (CLKOE = 0).
- (\*) Note, that low-cost MLCCs are normally used for short time keeping (minutes) and the more expensive supercapacitors for a longer backup time (day).

## 8. PACKAGE


## 8.1. DIMENSIONS AND SOLDER PAD LAYOUT




All dimensions in mm typical.

## 8.1.1.RECOMMENDED THERMAL RELIEF

When connecting a pad to a copper plane, thermal relief is recommended.




# 8.2. MARKING AND PIN #1 INDEX



## 9. MATERIAL COMPOSITION DECLARATION & ENVIRONMENTAL INFORMATION

# 9.1. HOMOGENOUS MATERIAL COMPOSITION DECLARATION

Homogenous material information according to IPC-1752 standard



## 9.2. MATERIAL ANALYSIS & TEST RESULTS

Homogenous material information according to IPC-1752 standard

No.	Item Component	Sub Item Material			R	oHS				Halo	gen		Phthalates			
	Name	Name		рЭ	Hg	Cr+6	PBB	PBDE	Ь	CI	Br		ВВР	DBP	DEHP	DINP
1	Resonator	Quartz Crystal	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
2	Electrodes	Cr+Au	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
3	Housing	Ceramic	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
4	Metal Lid	Kovar Lid & Plating	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
5	Seal	Solder Preform	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
6	Terminations	Int. & ext. terminals	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
7	Conductive adhesive	Silver filled Silicone glue	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
8	CMOS IC	Silicon & Gold bumps	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd	nd
	MDL	Measurement Detection Limit		2 p	pm		5 pp	m		50 p	opm		0.00	3%		0.01%

nd = not detectable

Test methods:

RoHS Test method with reference to IEC 62321-5: 2013 MDL: 2 ppm (PBB / PBDE: 5 ppm)

Halogen Test method with reference to BS EN 14582:2007 MDL: 50 ppm

Phthalates Test method with reference to EN 14372 MDL: 0.003 % (DINP 0.01%)

# 9.3. RECYCLING MATERIAL INFORMATION

Recycling material information according to IPC-1752 standard.

Element weight is accumulated and referenced to the unit weight of 11.4 mg.


Item Material	No.	Item Component	Mate Wei		Substance Element		CAS Number	Comment
Name		Name	(mg)	(%)				
Quartz Crystal	1	Resonator	0.13	1.14	SiO <sub>2</sub>		14808-60-7	
Chromium	2	Electrodes	0.0006	0.005	Cr	Cr:	7440-47-3	
Ceramic	3	Housing	6.90	60.74	$Al_2O_3$		1344-28-1	
Gold	2 4 5 6 8	Electrodes Metal Lid Seal Terminations CMOS IC	0.53	4.63	Au	Au:	7440-57-5	
Tin	5	Seal	0.11	0.95	Sn	Sn:	7440-31-5	
Nickel	4 6	Metal Lid Terminations	0.19	1.67	Ni	Ni:	7440-02-0	
Molybdenum	6	Terminations	0.3	2.68	Мо	Mo:	7439-98-7	
Kovar	4	Metal Lid	2.53	22.33	Fe53Ni29Co18	Fe: Ni: Co:	7439-89-6 7440-02-0 7440-48-4	
Silver	7a	Conductive adhesive	0.079	0.7	Ag	Ag:	7440-22-4	
Siloxanes and silicones	7b	Conductive adhesive	0.011	0.10	Siloxanes and silicones		68083-19-2	di-Me, vinyl group- terminated
Distillates	7c	Conductive adhesive	0	0	Distillates		64742-47-8	hydrotreated petroleum, does not appear in finished products
Silicon	8	CMOS IC	0.58	5.07	Si	Si:	7440-21-3	
	Unit v	weight (total)	11.4	100				

# 9.4. ENVIRONMENTAL PROPERTIES & ABSOLUTE MAXIMUM RATINGS


Package	Description			
SON-8	Small Outline Non-leaded (SON), ceramic package with metal lid			

Parameter	Directive	Conditions	Value
Product weight (total)			11.4 mg
Storage temperature		Store as bare product	-55 to +125°C
Moisture sensitivity level (MSL)	IPC/JEDEC J-STD-020D		MSL1
FIT / MTBF			available on request

# Terminal finish:



# **10. SOLDERING INFORMATION**



Temperature Profile	Symbol	Condition	Unit
Average ramp-up rate	(Ts <sub>max</sub> to T <sub>P</sub> )	3°C / second max	°C/s
Ramp down Rate	T <sub>cool</sub>	6°C / second max	°C/s
Time 25°C to Peak Temperature	T <sub>to-peak</sub>	8 minutes max	min
Preheat			
Temperature min	Ts <sub>min</sub>	150	°C
Temperature max	Ts <sub>max</sub>	200	°C
Time Ts <sub>min</sub> to Ts <sub>max</sub>	ts	60 – 180	sec
Soldering above liquidus			
Temperature liquidus	T∟	217	°C
Time above liquidus	tL	60 – 150	sec
Peak temperature			
Peak Temperature	Тр	260	°C
Time within 5°C of peak temperature	tp	20 – 40	sec

## 11. HANDLING PRECAUTIONS FOR MODULES WITH EMBEDDED CRYSTALS

The built-in tuning-fork crystal consists of pure Silicon Dioxide in crystalline form. The cavity inside the package is evacuated and hermetically sealed in order for the crystal blank to function undisturbed from air molecules, humidity and other influences.

### Shock and vibration:

Keep the crystal / module from being exposed to **excessive mechanical shock and vibration**. Micro Crystal guarantees that the crystal / module will bear a mechanical shock of 5000 g / 0.3 ms.

The following special situations may generate either shock or vibration:

**Multiple PCB panels -** Usually at the end of the pick & place process the single PCBs are cut out with a router. These machines sometimes generate vibrations on the PCB that have a fundamental or harmonic frequency close to 32.768 kHz. This might cause breakage of crystal blanks due to resonance. Router speed should be adjusted to avoid resonant vibration.

**Ultrasonic cleaning -** Avoid cleaning processes using ultrasonic energy. These processes can damages crystals due to mechanical resonance of the crystal blank.

## Overheating, rework high temperature exposure:

Avoid overheating the package. The package is sealed with a seal ring consisting of 80% Gold and 20% Tin. The eutectic melting temperature of this alloy is at 280°C. Heating the seal ring up to >280°C will cause melting of the metal seal which then, due to the vacuum, is sucked into the cavity forming an air duct. This happens when using hot-air-gun set at temperatures >300°C.


Use the following methods for rework:


- Use a hot-air- gun set at 270°C.
- Use 2 temperature controlled soldering irons, set at 270°C, with special-tips to contact all solder-joints from both sides of the package at the same time, remove part with tweezers when pad solder is liquid.

**Peel Method:** 

Medial section removal, both lateral stripes remain on carrier

## 12. PACKING & SHIPPING INFORMATION





## 13. COMPLIANCE INFORMATION

Micro Crystal confirms that the standard product Real-Time Clock Module RV-3028-C7 is compliant with "EU RoHS Directive" and "EU REACh Directives".

Please find the actual Certificate of Conformance for Environmental Regulations on our website: CoC\_Environment\_RV-Series.pdf

## 14. DOCUMENT REVISION HISTORY

Date	Revision #	Revision Details
February 2018	0.91	Preliminary
April 2018	0.92	Modified register 11h (GP Bits), 3.6. Corrected Trickle Charger resistor values, 3.14.5. and 4.3. Added Power On Reset Interrupt function, 3.14.4. and 4.15. Modified EEPROM registers 36h/37h (EEOffset, Switchover, Trickle), 3.14.5. Merged POR sections, 4.1. Divided Interrupt Scheme into two parts, 4.9.2. Corrected First Period duration, 4.10.3. Moved Switchover section, 4.14. Corrected Operating Parameters, 6.2. Updated Power On AC Electrical Characteristics, 6.4.
August 2018	1.0	First release Renamed Registers 11h, 35h, 36h and 37h, 2. ff. Added Register Conventions, 3.1. ff. Modified Register 11h GP Bits, 3.7. Modified Register 36h EEPROM Clkout with PORIE bit, 3.15.4. Modified Register 36h EEPROM Offset with EEOffset [8:1], 3.15.5. Modified Register 37h EEPROM Backup with EEOffset [0], BSIE, TCE, FEDE BSM and TCR, 3.15.6. Added Setting The Time, 4.5.1. and Reading The Time, 4.5.2. Corrected EEPROM Read/Write, 4.6. Added EEbusy Bit, 4.6.7. Corrected EEPROM Read/Write Conditions, 4.6.8. Added Use Of The Configuration EEPROM With RAM Mirror Registers, 4.7. Corrected Interrupt Scheme, 4.8.2. Corrected Periodic Countdown Timer Interrupt Function, 4.9. Corrected Time Stamp Function, 4.15. Added EEOffset Value Determination, 4.16.1. Added Verification Of The Corrected Time Accuracy, 4.16.2. Added User Programmable Password, 4.19. Added typical characteristics diagram for level switching mode, 6.2. Updated Operating Parameters, 6.2. Updated Oscillator Parameters, 6.3.

Information furnished is believed to be accurate and reliable. However, Micro Crystal assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. In accordance with our policy of continuous development and improvement, Micro Crystal reserves the right to modify specifications mentioned in this publication without prior notice. This product is not authorized for use as critical component in life support devices or systems.



Micro Crystal AG Muehlestrasse 14 CH-2540 Grenchen Switzerland Phone +41 32 655 82 82 Fax +41 32 655 82 83 sales@microcrystal.com www.microcrystal.com